Implementation of Full Adder using Cmos Logic

Abstract

this paper gives an insight into the use of Complementary Metal Oxide Semiconductor (CMOS) logic which can be made use of to implement various circuits, both combinational and sequential. In this paper, full adder, having three inputs is simulated with the help of P Spice software, and the output waveforms are recorded. CMOS ICs have gained recognition all over the world ,due to its power handling capacity, small size and increased speed.

Authors and Affiliations

Ravika Gupta

Keywords

Related Articles

Factors Influencing Voice Onset Time (VOT): Voice Recognition

In this paper we study the methods to evaluate the features which might estimate the closeness of acoustic signals. For measuring Voice onset time, we were considered 3 stop consonants in word- initial position and two...

A Novel Method for Diagnosis of Faults Caused At Multiple Locations

Testing is an important early step in design of VLSI. With tens of billions of transistors being integrated in one chip, multiple faults may exist. To accurately and efficiently identify the fault locations, a cube-base...

Chemical Computing

Chemical Computing is based upon the flow of electrons through which one can achieve the same result as that of a working computer. It involves the use of the Belousov–Zhabotinsky reaction in which the semi solid soup l...

Performance Improvement of OFDM system and PAPR Reduction

One of the major concerns of Orthogonal Frequency Division Multiplexing (OFDM) systems are its high Peak to Average Power Ratio (PAPR) values. These high PAPR values result in serious degradation in performance when a n...

Disposal of Solid Waste For Landfilling In Karad City A Review

Landfill considered as one of the most popular method of disposal of Municipal solid Waste in India. The typical composition of MSW in India is around 40-60%, of organic waste 30-40% of earthen materials paper, metals,...

Download PDF file
  • EP ID EP24885
  • DOI -
  • Views 482
  • Downloads 17

How To Cite

Ravika Gupta (2017). Implementation of Full Adder using Cmos Logic. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(7), -. https://europub.co.uk/articles/-A-24885