Design and FPGA implementation of Addressable Chip for Multiple Sensor Applications

Abstract

This electronic document is a �live� template. The various components of your paper [title, text, heads, etc.] are already defined on the style sheet, as illustrated by the portions given in this document In recent years, automation of industries became necessary to monitor and control the various units in industries. Automation reduces manpower and helps efficient operation, which leads to reduction in cost and enhance profits. In the process of automation, a huge number of sensors are used to sense the various physical quantities such as temperature, pressure etc. Whenever a physical quantity exceeds the predefined threshold value then the micro controller or microprocessor will control the parameter by activating proper circuit [1]. A micro controller has only one or two parallel ports, which are not sufficient to connect huge number of sensors. Hence, a chip (AC16) is proposed. This AC16 chip facilitates 16 sensors connected to six micro controller pins thus allowing it to control more number of sensors. The chip (AC16) is addressed by four address pins. Each addressable chip is connected to sensor through ADC. Every chip receives address from micro controller and appropriate chip responds with data from sensor connected to that chip.

Authors and Affiliations

M. V. Ganeswara Rao| Department of Electronics and Communication Engineering, Shri Vishnu Engineering College for Women, Bhimavaram, Dr. P. Rajesh Kumar| Department of Electronics and Communication Engineering, PVP Siddhartha Institute of Technology, Vijayawada, Dr. A. Mallikarjuna Prasad| Department of Electronics and Communication Engineering, JNTU College of Engineering, Kakinada India

Keywords

Related Articles

Creep Life Estimation of Low Pressure Reaction Turbine Blade

Steam turbine blades are the most important component of the thermal power plant. Most of the research work on creep estimation is done on the high pressure or intermediate pressure turbines blades. The main aim of th...

Effectual and Rapid Aggregate Data Collection Using Wireless Sensor Network

Theis work aimed to collect the data fast from wireless sensor network under the many-to-one communication known as converge cast. Converge cast, collection of data from a set of sensor towards a mobile sink over a tr...

Survey of Security Issues in Cloud Computing

The growth in field of cloud computing increases threat security aspects. In fact security has remained a constant issue for internet and networking, and cloud computing is effected. Cloud computing is surrounded by m...

Spiritual and Moral Principles for Promoting Gender Sensitivity and Equality

The necessity of spiritual and moral principles for promoting gender sensitivity and equality is assumed reality despite the lack of empirical information that directly compares women and men. Gender sensitivity is th...

Scheduled Theoretical Restoration for Mining Immensely Partial Data Sets

Partial data sets have turn out to be just about ubiquitous in an extensive range of application fields. Mutual illustrations can be initiate in climate and image data sets, sensor data sets, and medical data sets. Th...

Download PDF file
  • EP ID EP8452
  • DOI -
  • Views 353
  • Downloads 29

How To Cite

M. V. Ganeswara Rao, Dr. P. Rajesh Kumar, Dr. A. Mallikarjuna Prasad (2012). Design and FPGA implementation of Addressable Chip for Multiple Sensor Applications. The International Journal of Technological Exploration and Learning, 1(1), 18-20. https://europub.co.uk/articles/-A-8452