Switching Activity Reduction Technique In Soc Testing

Abstract

This paper discusses the generation Pseudo Random number generation using Low Power Linear Feedback Shift Resister (LFSR) which is more suitable for Built-In-Test (BIT) structures used for testing of VLSI circuits. BIT is a design for testability (DFT) technique in which testing is carried out using built in hardware features. Since testing is built into the hardware, it is faster and efficient. The proposed test pattern generator reduces the switching activity among the test patterns.

Authors and Affiliations

P. Sai Kumar| M.Tech Scholor Vlsi Design, N. S. Govind| Asst. Professor H.O.D (E.C.E)

Keywords

Related Articles

Enhanced Protection for Multi-axle Vehicles

The world is flourishing with new innovation in the field of science and technologies. We are very proud of this technical growth. It’s become true, but sometimes these technologies are misused for destructions. Th...

Performance Analysis of Wavelet Packet Based SPHIT Algorithm

The necessity in image compression continuously grows during the last decade. An image compression algorithm based on wavelet packet transform is introduced. This paper introduces an implementation of wavelet packet...

Efficient Data Access in Disruption Tolerant Networks Using Cooperative Caching with DRAMA

Disruption Tolerant Networks (DTNs) is characterized by low node density and unpredictable node mobility. The current research efforts in DTN focus on data forward in gand reduce absence of end-toend path between sour...

Direct Torque Control for Matrix Converter Driven PMSM

This paper carries work on application of direct torque control for Five-Phase permanent magnet synchronous motor drives. In recent years, only voltage source inverters (VSIs) have been used to supply five-phase driv...

An Adapted Search on Mobile Devices With Shielded Web

Customized web pursuit could be customizing so as to promise because of enhance hunt quality indexed lists for people with individual information objectives. On the contrary hand, security isn't entirety, and occasio...

Download PDF file
  • EP ID EP16417
  • DOI -
  • Views 301
  • Downloads 11

How To Cite

P. Sai Kumar, N. S. Govind (2014). Switching Activity Reduction Technique In Soc Testing. International Journal of Science Engineering and Advance Technology, 2(12), 930-935. https://europub.co.uk/articles/-A-16417