3D Tri-Gate Transistor Technology and Next Generation FPGAs
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 30, Vol 2, Issue 10
Abstract
The 3D tri-gate transistors are a remarkable breakthrough in the realm of CMOS technology. These transistors can be considered as a reinvention of the transistor, in a way that they have supplanted the conventional "flat" 2D planar gate with an incredibly thin 3D silicon fin that rises up vertically from the silicon substrate. Such tri-gate transistors have shown significantly improved electrostatics in terms of sub-threshold slope and drain induced barrier lowering and hencebetter more scalability than planar transistors. This next-generation technology, which target ultra high-performance systems for military, wire line communications, cloud networking, and compute and storage applications, will enable breakthrough levels of performance and power efficiencies not otherwise possible. These tri-gate transistors in concert with other key semiconductor technologies will enable a new era of energy-efficient performance. This Paper discusses the 3-D Tri-Gate transistor technology, its developments and integration with other silicon processing technologies, and its impact on the next generation FPGAs based on it.
Authors and Affiliations
Mayur Bhole*
Keywords
Related Articles
- EP ID EP111810
- DOI -
- Views 68
- Downloads 0
A DATA GUIDED LEXI - SERACH APPROACH FOR TIME DEPENDENT TRAVELLING SALEMSMAN PROBLEM
A simple lexi - search algorithm that uses path representation method for the time dependent t raveling salesman problem TD TSP is proposed, to obtain exact optimal solution to the probl...
MODELING, DESIGN, AND CONTROL OF ASYNCHRONOUS BUCK CONVERTER FOR MOBILE APPLICATION
The aim of this paper is to model and design an open-loop and close-loop asynchronous Buck switching converter for mobile applications. The design of the converter is performed to step-down the input voltage 12V t...
PERFORMANCE EVALUATE OF PARTIALLY DEPLETED AND FULLY DEPLETED SOI MOSFET AT 32 NM TECHNOLOGY
this this paper presents an performance evaluate of partially depleted soi (pdsoi) mosfet and fully depleted soi (fdsoi) mosfet at 32 nm technology. Silicon on insulator (SOI) technology refers for use of a layere...
Performance Analysis of Routing Protocol in IEEE 802.15.4 Wireless Sensor Network
The popularity of Wireless Sensor Networks (WSN) have increased tremendously in recent time due to growth in Micro-Electro-Mechanical Systems (MEMS) technology. WSN has the potentiality to connect the physical wor...
An Implementation of Scale Invariant Feature Transform (SIFT) Algorithm Using Content Based Image Retrieval
Successful retrieval of relevant images from large-scale image collections is one of the current problem in the field of data management. Content-Based Image Retrieval (CBIR), also known as Query by Image Content...