64 Bit Domino Logic Adder with 180nm CMOS Technology  

Abstract

Based on 180nm CMOS technology a 64 bit domino logic adder is designed for energy and speed optimization. The adder is designed using 4 bit slice of carry look-ahead adder. Multiple slices are connected in ripple carry fashion to obtain 64 bit adder. This result in considerable reduction in time as compared to nominal ripple carry adder. Implementation of equations of sum, generate and propagate are implemented in domino CMOS logic using TSMC 180nm library to provide energy optimization. The latency is no more than 33 clocks with a transistor count of 1504. Average power results are also presented in this paper with selected input vectors. average power for the design is calculated over the transient analysis. The simulation report from the TannerTool T-spice gives the following result after complete simulation, average power is 4.65 microwatt. 

Authors and Affiliations

M. B. Damle, , Dr. S. S. Limaye,

Keywords

Related Articles

A Framework renders Data integrity issue and Bandwidth allocation over in Cloud 

Cloud Computing is a technology where users can remotely store their data into the cloud environment so as to have the on-demand applications and services from the common pool of computing resources. By this, users...

Model Based Test Case Generation From Natural Language Requirements And Inconsistency, Incompleteness Detection in Natural Language Using Model-Checking Approach

Natural language (NL) is any language that arises in an unpremeditated fashion as the result of the innate facility for language possessed by the human intellect. A natural language is typically used for communication, a...

IMPLEMENTATION OF MOBILE TARGET DETECTION IN WIRELESS SENSOR NETWORKS 

Through wireless sensor networks, the surveillance applications are considered where has to choose one path between a set of candidate sites where to place sensors in order to identify mobile targets traversing a p...

A New Optimization Method for Dynamic Travelling Salesman Problem with Hybrid Ant Colony Optimization Algorithm and Particle Swarm Optimization 

In recent decades, with the introduction of optimization problems, new methods of was optimizing developed. The most important group of optimization techniques is meta-heuristic method. That is able to solve the...

Reduction of Data at Namenode in HDFS using harballing Technique  

HDFS stands for the Hadoop Distributed File System. It has the property of handling large size files (in MB’s, GB’s or TB’s). Scientific applications adapted this HDFS/Mapreduce for large scale data analytics [1]....

Download PDF file
  • EP ID EP87827
  • DOI -
  • Views 114
  • Downloads 0

How To Cite

M. B. Damle, , Dr. S. S. Limaye, (2012). 64 Bit Domino Logic Adder with 180nm CMOS Technology  . International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), 1(4), 1-5. https://europub.co.uk/articles/-A-87827