9T SRAM Cell with Improved Self-Controllable Voltage Level Circuits
Journal Title: The International Journal of Technological Exploration and Learning - Year 2013, Vol 2, Issue 6
Abstract
As the feature size of the transistor is scaled down, the threshold voltages of MOSFETs have been reduced thereby leakage power substantially increases. Furthermore, leakage is the only source of energy consumption in an idle circuit. A 0.25µm 9T SRAM which provides low leakage power is designed in this paper. A new leakage current reduction circuit called a “improved Self-controllable Voltage Level (SVL)†circuit is developed and included to reduce the leakage power of 9T SRAM. Simulation result of 9T SRAM with improved SVL design using TANNER tool shows the reduction in total average power. The Tanner T-spice simulation in standard 0.25µm CMOS technology confirms all results obtained for this paper.
Authors and Affiliations
B. S. K. Lakshmi| Mtech (VLSI Design) Department of Electronics and Communication Engineering Kakinada Institute of Engineering and technology, korangi, India, R. Vinay Kumar| Mtech(VLSI Design) Department of Electronics and Communication Engineering Kakinada Institute of Engineering and technology, korangi, India
Keywords
Related Articles
- EP ID EP8510
- DOI -
- Views 364
- Downloads 21
Coverage Problem in Wireless Sensor Networks
Sensor network are highly distributed networks of small light weighted wireless nodes deployed in large numbers to monitor the environment or system by the measurement of physical parameters such as temperature, press...
A Network Attack Classification for Multi Agent System Using Flow Based Intusion Detection System
Intrusion detection system is precious for protecting the entire network from a large range of threats, modern intrusion detection techniques must cope with not only increase the detection rate but also increase the s...
Robust Face Recognition under Difficult Lighting Conditions
This paper addresses the problem of illumination effects on Face recognition and works for an approach to reduce their effect on recognition performance. More broadly, a simple and efficient preprocessing chain that e...
An Efficient FPGA Implementation of Binary Coded Decimal Digit Adders and Multipliers
Decimal arithmetic has gained high impact on the overall performance of today’s financial and commercial applications. Decimal arithmetic is pervasive in human-oriented applications but has a limited use in numerica...
G.P.S. use in EHV and HVDC Transmission Line Protection
This paper presents a new technique G.P.S. (global positioning system) for EHV and HVDC transmission line protection. In this scheme, the relay restrains a fault transient detection system relay together with a commun...