A 65nm Technology CMOS Inverter

Journal Title: International Journal of Engineering and Science Invention - Year 2018, Vol 7, Issue 5

Abstract

The inverter is the backbone of any digital circuit which can perform Boolean operation on the single input variable. At present world low power device design and its implementation have got a significant role in the field of nano -electronic circuits. In this paper we have optimized the CMOS inverter design in 65nm technology and verified its operation using cadence virtuoso tool.

Authors and Affiliations

S Rahul

Keywords

Related Articles

Degree Equitable Sum Matrix of a Graph

In this paper, we have defined a new graph energy parameter in the field of chemical graph theory and obtained some basic properties.

Identification of a new method for modeling threats to privacy in Cloud environments for ensuring privacy requirements in accordance with data protection legislation

Cloud computing others the prospect of on-demand, elastic computing, provided as a utility service, and it is revolutionizing many domains of computing. Compared with earlier methods of processing data, cloud computing e...

Optimization of phytostimulatory potential in Bacillus toyonensis isolated from tea plant rhizosphere soil of Nilgiri Hills, India

A Gram positive, rod shaped bacterial strain, designated NHPC4, was selected from a pool of bacterial cultures isolated from tea garden rhizospheric soil, collected from Nilgiri hills, India. Using phenotypic characters...

Solidification Processing and Property Prediction of Ductile Iron.

The study was carried out to predict the end properties of casting before pouring in the mould. To achieve this analysis of different cooling curves was carried out to predict Hardness of casting. The current work propos...

High-Dimensional Information Filtering Using Query Reorganization Algorithms

The information filtering system used to publish information needs of clients and relevant information to a server with repeated queries. Indexing schemes holding quick meet of incoming information with query database ar...

Download PDF file
  • EP ID EP396996
  • DOI -
  • Views 69
  • Downloads 0

How To Cite

S Rahul (2018). A 65nm Technology CMOS Inverter. International Journal of Engineering and Science Invention, 7(5), 1-5. https://europub.co.uk/articles/-A-396996