A Brief Review of SRAM Architecture with Various Low leakage Power Reduction Technique in Recent CMOS Circuit

Abstract

In the integrated circuits that have memories, a major share of total circuit power is required by the memory architecture of the circuit. With the day-to-day changing circuit designs, the need to store increasing amount of processing data has resulted in the growing memory size in an integrated circuit. Most of the memory data remains unaltered during the memory data handling operation. The stored data is thus affected by the sub-threshold leakage power / current that leads to the degradation of data signal quality. The data integrity is maintained using a feedback path / architecture in SRAM memory architecture. Still, the amount of power loss due to leakage contributes a major part of the total power loss of the integrated circuit. This loss increases with the decrease in the physical feature size of the component / transistors. A low power system offers the benefits like device portability, long battery life, good performance criteria, etc. Today’s increasing data handling require more random access memory to process the dynamic data. In memories and also in processing and data handling operations low power dissipation is desired from the operational circuits. This survey paper use the design of SRAM architecture to reduce the leakage current and hence the leakage power. The various leakage power reduction techniques have been evolved to tackle the problem and it is still in progress. In this paper mainly, the study of various leakage power reduction technique with SRAM architecture in fab Technology. In this review paper latest work done on a new technique called LECTOR (Leakage Control Transistor Technique) is explained here.

Authors and Affiliations

Sonam Rathore, Vijay Yadav, Dr. Rita Jain

Keywords

Related Articles

A Hybrid Technique for creating classification model using Random Committee and Voted Perceptron Classifier

Various researchers were experimenting with various manual or automated data sets, sometimes we found that due to high error rate various classification tasks of data mining lands into failure zone. This paper tries to...

Economics of Using Waste Polymer Material as An Alternative to Stone Aggregates in Bituminous Road Pavements

Polymer waste generated at recycled pipe manufacturing plant (locally called jali gulla) is used to obtain an alternative material for stone aggregates. These Waste Polymer Aggregates (WPA) are subjected to different te...

Total Productive Maintenace: A Detailed Study

tpm (total productive maintenance) is a holistic approach to equipment maintenance that strives to achieve perfect production. In addition, it values a safe working environment. Total productive maintenance (tpm) is an...

A Novel Idea for Monitoring Patient's Health Conditions

Generally in critical case patients are supposed to be monitored continuously for their SPOz, Heart Rate as well as temperature. In the earlier methods, the doctors need to be present physically or in several cases SMS...

Effects of Compression Ratio on Performance combustion and emission of a Single Cylinder VCR Engine using Blends of Karanja Oil Methyl Ester with Diesel

Diesel engine plays an important role in the development of our country. Depletion of fossil fuel layer and pollution caused by the diesel engine is two major problem of the world today. In order to overcome the two pro...

Download PDF file
  • EP ID EP19305
  • DOI -
  • Views 213
  • Downloads 4

How To Cite

Sonam Rathore, Vijay Yadav, Dr. Rita Jain (2015). A Brief Review of SRAM Architecture with Various Low leakage Power Reduction Technique in Recent CMOS Circuit. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(1), -. https://europub.co.uk/articles/-A-19305