A Brief Review of SRAM Architecture with Various Low leakage Power Reduction Technique in Recent CMOS Circuit

Abstract

In the integrated circuits that have memories, a major share of total circuit power is required by the memory architecture of the circuit. With the day-to-day changing circuit designs, the need to store increasing amount of processing data has resulted in the growing memory size in an integrated circuit. Most of the memory data remains unaltered during the memory data handling operation. The stored data is thus affected by the sub-threshold leakage power / current that leads to the degradation of data signal quality. The data integrity is maintained using a feedback path / architecture in SRAM memory architecture. Still, the amount of power loss due to leakage contributes a major part of the total power loss of the integrated circuit. This loss increases with the decrease in the physical feature size of the component / transistors. A low power system offers the benefits like device portability, long battery life, good performance criteria, etc. Today’s increasing data handling require more random access memory to process the dynamic data. In memories and also in processing and data handling operations low power dissipation is desired from the operational circuits. This survey paper use the design of SRAM architecture to reduce the leakage current and hence the leakage power. The various leakage power reduction techniques have been evolved to tackle the problem and it is still in progress. In this paper mainly, the study of various leakage power reduction technique with SRAM architecture in fab Technology. In this review paper latest work done on a new technique called LECTOR (Leakage Control Transistor Technique) is explained here.

Authors and Affiliations

Sonam Rathore, Vijay Yadav, Dr. Rita Jain

Keywords

Related Articles

Ozone Air Purifier is Boon or Bane

The purpose of this paper is to provide the real information about the use of air purifiers in homes. Its types, operating methods, harmful impacts and proper usage techniques are discussed one by one, with special focu...

An Experimental Study on Rubberized Concrete by Using Waste Material with the Addition of Human Hair as Fiber

Rubberized concrete is a concrete in which the scrap tire rubber is used as a partial replacement of coarse aggregate. It has been estimated that nearly 1000 million tires reach the end of their useful lives every year...

A Survey on Power Optimization in Mobile Adhoc Network(MANET)

In the last few years Wireless Adhoc Networks have become center of research interest due to the fact of being selfconfiguring networks. In mobile Adhoc networks (MANETs) a node forwards packet from source to destination...

A secured approach for sharing critical data on halftone image Using advance visual cryptography

Visual cryptography is a secret sharing scheme which uses images divided as shares such that, when the shares are created, a hidden secret image is attached. In extended visual cryptography, the share images are develop...

Excess Gibbs Energy and Saturation Pressure of the Environmentally Friendly Refrigerant Mixture: R365mfc and R152a

This work presents the saturation pressure of new environmentally friendly refrigerants 1,1-difluoroethane (R152a) and 1,1,1,3,3-Pentafluorbutane (R365mfc), beside their mixture. Special attention was given to enable a...

Download PDF file
  • EP ID EP19305
  • DOI -
  • Views 266
  • Downloads 4

How To Cite

Sonam Rathore, Vijay Yadav, Dr. Rita Jain (2015). A Brief Review of SRAM Architecture with Various Low leakage Power Reduction Technique in Recent CMOS Circuit. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(1), -. https://europub.co.uk/articles/-A-19305