A Brief Review of SRAM Architecture with Various Low leakage Power Reduction Technique in Recent CMOS Circuit

Abstract

In the integrated circuits that have memories, a major share of total circuit power is required by the memory architecture of the circuit. With the day-to-day changing circuit designs, the need to store increasing amount of processing data has resulted in the growing memory size in an integrated circuit. Most of the memory data remains unaltered during the memory data handling operation. The stored data is thus affected by the sub-threshold leakage power / current that leads to the degradation of data signal quality. The data integrity is maintained using a feedback path / architecture in SRAM memory architecture. Still, the amount of power loss due to leakage contributes a major part of the total power loss of the integrated circuit. This loss increases with the decrease in the physical feature size of the component / transistors. A low power system offers the benefits like device portability, long battery life, good performance criteria, etc. Today’s increasing data handling require more random access memory to process the dynamic data. In memories and also in processing and data handling operations low power dissipation is desired from the operational circuits. This survey paper use the design of SRAM architecture to reduce the leakage current and hence the leakage power. The various leakage power reduction techniques have been evolved to tackle the problem and it is still in progress. In this paper mainly, the study of various leakage power reduction technique with SRAM architecture in fab Technology. In this review paper latest work done on a new technique called LECTOR (Leakage Control Transistor Technique) is explained here.

Authors and Affiliations

Sonam Rathore, Vijay Yadav, Dr. Rita Jain

Keywords

Related Articles

Solution of Third Order Korteweg -De Vries Equation by Homotopy Perturbation Method Using Elzaki Transform

This Paper is discussing the theoretical approach of Elzaki transform [1] coupled with Homotopy Perturbation Method [3] that can be applied to higher order partial differential equations for finding exact as well as app...

Portable Foot Dorsiflexion for the Treatment of Deep Vein Thrombosis

Deep Vein Thrombosis is a condition where a thrombus is formed in a deep vein situated at the lower extremity of the leg. This clot can block the flow of blood in the leg or may travel to the lungs and cause a potential...

Emergency City Guide: Application for Android Mobile

Mobile phone is now a necessary part of human life. There is a continuous rise in number of mobile applications, specifically on the people’s daily lives. In such applications, the location dependent systems have been i...

Numerical Investigation of Velocity and Pressure Fluctuations in the Wake of a Circular Cylinder Due To Transient Laminar Flow

2D incompressible and transient flow around a circular cylinder has been carried out numerically by using CFD fluent. The wake is generated by a uniform laminar flow of Reynolds number (Re) 150 based on the characterist...

Experimental Analysis On Dsdv Protocol For Fanets

In these days the capability and role of Mobile Ad hoc Networks have rapidly increased. Their use in emergency, Natural catastrophe, army war fields and UAVs is getting very popular because of cutting side technologies...

Download PDF file
  • EP ID EP19305
  • DOI -
  • Views 246
  • Downloads 4

How To Cite

Sonam Rathore, Vijay Yadav, Dr. Rita Jain (2015). A Brief Review of SRAM Architecture with Various Low leakage Power Reduction Technique in Recent CMOS Circuit. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(1), -. https://europub.co.uk/articles/-A-19305