A Brief Review of SRAM Architecture with Various Low leakage Power Reduction Technique in Recent CMOS Circuit

Abstract

In the integrated circuits that have memories, a major share of total circuit power is required by the memory architecture of the circuit. With the day-to-day changing circuit designs, the need to store increasing amount of processing data has resulted in the growing memory size in an integrated circuit. Most of the memory data remains unaltered during the memory data handling operation. The stored data is thus affected by the sub-threshold leakage power / current that leads to the degradation of data signal quality. The data integrity is maintained using a feedback path / architecture in SRAM memory architecture. Still, the amount of power loss due to leakage contributes a major part of the total power loss of the integrated circuit. This loss increases with the decrease in the physical feature size of the component / transistors. A low power system offers the benefits like device portability, long battery life, good performance criteria, etc. Today’s increasing data handling require more random access memory to process the dynamic data. In memories and also in processing and data handling operations low power dissipation is desired from the operational circuits. This survey paper use the design of SRAM architecture to reduce the leakage current and hence the leakage power. The various leakage power reduction techniques have been evolved to tackle the problem and it is still in progress. In this paper mainly, the study of various leakage power reduction technique with SRAM architecture in fab Technology. In this review paper latest work done on a new technique called LECTOR (Leakage Control Transistor Technique) is explained here.

Authors and Affiliations

Sonam Rathore, Vijay Yadav, Dr. Rita Jain

Keywords

Related Articles

slugPerformance Evaluation of Routing Protocols for Anomaly Detection

Wireless sensor network is a data centric network consisting of a number of sensor nodes that work cooperatively to form an infrastructure less network. The sensing technology combined with processing power and wireless...

Consolidated Identity Management System for Secure Mobile Cloud Computing

Privacy and security in cloud computing is an important concern for both the public and private sector. Cloud computing allows the use of internet-based services to support business process and rental of IT services on...

A Comparative Study of Aerobic and Anaerobic Wastewater Treatment

As it is widely known and accepted, water is an essential and basic human need for urban, industrial and agricultural use and has to be considered as a limited resource. Only 1% of the total water resources in the world...

A Study on Effective Algorithm for Medical Decision Making System

This research is to search for alternatives to the resolution of complex medical diagnosis where human knowledge should be apprehended in a general fashion. Successful application examples show that human diagnostic cap...

Enhancing VM Migration Performance in Cloud Environment

Cloud computing is a technology that used for distributed computing, on a network. It is meant network-based services that these services are provided by virtual ISPs. Virtual machine migration has been tout as one of t...

Download PDF file
  • EP ID EP19305
  • DOI -
  • Views 273
  • Downloads 4

How To Cite

Sonam Rathore, Vijay Yadav, Dr. Rita Jain (2015). A Brief Review of SRAM Architecture with Various Low leakage Power Reduction Technique in Recent CMOS Circuit. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(1), -. https://europub.co.uk/articles/-A-19305