A Comparative Performance Analysis of Various CMOS Design Techniques for XOR and XNOR Circuits

Abstract

XOR and XNOR gates play an important role in digital systems. XOR & XNOR logic gates are basic building blocks of many arithmetic circuits. The XOR and XNOR circuit is implemented in pass transistor logic, static CMOS logic, transmission gate logic. The design of the XOR & XNOR circuits based on TSMC 32nm process models at the supply voltage 0.9V is simulated using HSPICE. Due to low power consumption and high speed these design circuits are suitable for arithmetic operations and VLSI applications. Hence comparison of delay & power is obtained in this paper for various design techniques of logic gates.

Authors and Affiliations

Aditi Joshi , Chanchal Jain , Pooja Choudhary, Chirag Arora, Krishan Rapswal

Keywords

Related Articles

Partially Replacement of Cement by Bagasse Ash

In this report recycle of bagasse ash as a cement replacement in concrete. This gives a satisfactory solution to environmental concerns associated with waste management. The results of that bagasse ash is an effective m...

Performance Evaluation of Effluent Treatment Plant of Dairy Industry in Gwalior (M.P.).

Dairy industries are generally considered to be the largest source of wastewater in many countries. Although they are not commonly associated with severe environmental problems, they must continually consider their envi...

Spatiotemporal Traffic Prediction using Semantic Traffic Analytics and Reasoning(STAR) With Big Data Environment

In Urban Mobility Report, delays due to heavy traffic costing Americans $78 billion in the form of 4.2 billion lost hours and 2.9 billion gallons of wasted fuel. In addition, 2/3 of traffic delays are caused not by recu...

slugPerformance of Multiplicative Data Perturbation for Privacy Preserving Data Mining

Data mining is a well-known technique for automatically and intelligently extracting information or knowledge from a large amount of data, however, it can also disclosure sensitive information about individuals compromi...

SMART Evacuation System

The proper evacuation of people inside a building during an emergency, the detection of a fire inside a building, and the detection of those people who are caught in the building are vital contingencies in the safety of...

Download PDF file
  • EP ID EP23947
  • DOI http://doi.org/10.22214/ijraset.2017.4241
  • Views 345
  • Downloads 11

How To Cite

Aditi Joshi, Chanchal Jain, Pooja Choudhary, Chirag Arora, Krishan Rapswal (2017). A Comparative Performance Analysis of Various CMOS Design Techniques for XOR and XNOR Circuits. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(4), -. https://europub.co.uk/articles/-A-23947