A Cost Effective DVI interface on Virtex-5 FPGA Through Verilog HDL

Journal Title: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY - Year 2014, Vol 13, Issue 2

Abstract

There is a definite need for video and image processing technologies in today's world. However the computer vision technologies need to be tested and optimized. There is need for testing these interfaces for the platform which we work on. This modeling is a cost effective architecture for interfacing Digital Visual Interface(DVI) on Virtex5 FPGA's. The architecture is modeled in such a way that it does not use XPS micro blaze or Power PC  processor but simple pixel feeder design, configuration of the Chrontel 7301C chip design and the interface between them.

Authors and Affiliations

Asif Ahmad A S

Keywords

Related Articles

A bi-objective algorithm for a reactive multi-skill project scheduling problem

The aim of this paper is to present project scheduling problem met in a an industrial context. The focus is mainly to the reactive model. In fact, the predictive case was studied in previous works, and this paper present...

Design and Implementation of New Future Television Cloud Computing

A design and implementation of new future TV Cloud Computing (ClComp)  for international systems integration and bridging the gap between linear broadcast, information technology and Internet Protocol of television and...

Implementation and Evaluation of Rule Induction Algorithm with Association Rule Mining: A study in life insurance

Data Mining: extracting useful insights from large and detailed collections of data. With the increased possibilities in modern society for companies and institutions to gather data cheaply and efficiently, this subject...

A Novel LAS-Relief Feature Selection Algorithm for Enhancing Classification Accuracy in Data mining

Feature selection is an important task in data mining and machine learning domain. The main objective of feature selection is to find a relevant feature that predicts the knowledge better than the original set of feature...

Analyzing patients' EEG energy for brain death determination based on Dynamic 2T-EMD

EEG (electroencephalography) energy is an important evaluation indicator in brain death determination based on EEG analysis. In related works, the static EEG energy value can be discovered using EMD (empirical mode decom...

Download PDF file
  • EP ID EP650525
  • DOI 10.24297/ijct.v13i2.2905
  • Views 104
  • Downloads 0

How To Cite

Asif Ahmad A S (2014). A Cost Effective DVI interface on Virtex-5 FPGA Through Verilog HDL. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY, 13(2), 4230-4236. https://europub.co.uk/articles/-A-650525