A Cost Effective DVI interface on Virtex-5 FPGA Through Verilog HDL

Journal Title: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY - Year 2014, Vol 13, Issue 2

Abstract

There is a definite need for video and image processing technologies in today's world. However the computer vision technologies need to be tested and optimized. There is need for testing these interfaces for the platform which we work on. This modeling is a cost effective architecture for interfacing Digital Visual Interface(DVI) on Virtex5 FPGA's. The architecture is modeled in such a way that it does not use XPS micro blaze or Power PC  processor but simple pixel feeder design, configuration of the Chrontel 7301C chip design and the interface between them.

Authors and Affiliations

Asif Ahmad A S

Keywords

Related Articles

A Comparative Evaluation of approaches for Model Testability

Design for testability is a very importantissue in software engineering. It becomes crucial in the case of Model Based Testing where models are generally not tested before using as input of Model Based Testing. The quali...

Effects of Internal Heat Generation and Variable Viscosity on Onset of Rayleigh-Benard Convection

In the present study, onset of stationary Rayleigh-Benard convective instability in a fluid layer, with internal heating and thermally dependent viscosity has been investigated by means of linear stability analysis. The...

Toward a Unified Ontology of Cloud Computing

The emergences of cloud computing deals in various internet applications developers for hosting various applications which users are in need in this day to day life.the idea is cloud ontology for easy Selection, Publicat...

REGION BASED CLUSTERING FOR DATA COLLECTION IN WSN

The lower cost and easier installation of the WSNs than the wired counterpart pushes industry and academia to pay more attention to this promising technology. Large scale networks of small energy-constrained sensor nodes...

OCCUPATIONAL STRESS AMONG FEMALE ACADEMIC STAFF OF HIGHER EDUCATIONAL INSTITUTIONS (HEIs) OF SINDH

This research paper aims to determine occupational stress among female academic staff of Higher education institutes of Sindh which is a province of Pakistan. For this purpose different public & private sectors were...

Download PDF file
  • EP ID EP650525
  • DOI 10.24297/ijct.v13i2.2905
  • Views 95
  • Downloads 0

How To Cite

Asif Ahmad A S (2014). A Cost Effective DVI interface on Virtex-5 FPGA Through Verilog HDL. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY, 13(2), 4230-4236. https://europub.co.uk/articles/-A-650525