A Design of Ultra Low Power and High Speed 64 Bit Error Tolerant Adder for MAC
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2013, Vol 2, Issue 2
Abstract
High speed and Low power design of VLSI circuits has been identified as a critical technological need in recent years due to the high demand for portable consumer electronics products. Error-Tolerance is a novel method to enhance the effective yield of IC products.A large, extremely fast digital adder with some control block and carry free addition block is described. Without depending on the conventional design methods, a new method of addition is used.In this method the power dissipation due to carry propagation is greatly reduced unlike other conventional adders. Therefore, it is important to develop computational structures that fit well into the execution model of the processor and are optimized for the current technology. Optimization of the algorithms is performed globally across the critical path of its implementation.In this methodology, 64 bit design of Error Tolerant Adder is implemented and is verified from simulation outputs using CADENCE ENCOUNTER COMPILER. The results show that proposed 64 bit architecture fair better in terms of power and delay compared to previous approaches
Authors and Affiliations
R. Arun Kumar , D. AbrahamChandy,
Keywords
Related Articles
- EP ID EP156983
- DOI -
- Views 59
- Downloads 0
GSM BASED POWER METER READING AND CONTROL SYSTEM
The present system of energy billing is error prone and also time and labor consuming. Errors get introduced at every stage of energy billing like errors with electro-mechanical meters, human errors while noting do...
A Dynamic Approach to Optimize Energy in RIP, OLSR and Fisheye Routing Protocols using Simulator
Energy optimization is an essential issue in wireless sensor network that consumes less energy to give optimum performance under low battery power, limited bandwidth and network life time of each node. In this paper, fir...
Device Driver Fault Simulation Using KEDR
t- The failure resilience of a system is very important for availability and reliability. The systems like servers or systems where reliability and availability is highly demanding data loss is unacceptable during...
Scheme of security in Mobile Ad Hoc Networks using Route Blacklist Limit Mechanism
Routing protocols play an important role for communications in Mobile Ad Hoc Network Mobile Ad hoc Networks (MANET) has various types of Denial of Service Attacks (DoS) are possible because of the inherent limi...
THE STUDY AND OPTIMIZATION OF FINGERPRINT VERIFICATION USING SIFT APPROACH ON PORES AND RIDGES OF FINGERPRINTS
Today’s modernization and advancement in the area of information and telecommunications technologies that comprises for a fully automated computerized process through which human efforts were decreases and working...