A Digital Harmonic Rejection Mixer with Analog Harmonic Pre-suppression
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2015, Vol 4, Issue 8
Abstract
A harmonic rejection mixer (HRM) employing analog harmonic pre-suppression and subsequent digital domain harmonic suppression is proposed and investigated. The analog harmonic pre-suppression relaxes the dynamic range requirements for the baseband building blocks of the receiver. As a result, their power consumption can be reduced. This allows the path count of the HRM to be increased in order to enhance its interference suppression capabilities. The theory is validated by simulations.
Authors and Affiliations
Ludwig Lubich
Keywords
Related Articles
- EP ID EP28220
- DOI -
- Views 258
- Downloads 3
Proficient Algorithms for Mining Elevated Service Item Sets Commencing Transactional Databases
Association rule mining is used to stumble on the patronize item sets in substantial database. In the data mining field, utility mining materialize as an essential topic that to excavation the high value item sets fr...
A Technique To Solve Real-World Problems In Text Classification, Computer Vision, And Bioinformatics
The key confront of online feature selection is how to create precise prediction for an example by means of a small number of active features. This is in difference to the traditional setup of online knowledge where a...
Logo Matching And Recognition System Using Surf
Matching is an important part of a model based object recognition system. Matching is a difficult task because images do not present perfect data, noise and occlusions greatly complicate the task. Although no existin...
Comparison and performance analysis of VLSI adders using 22nm Technology
Speed, power and chip area are the most important goal of the current nano meter technology, so it is very important to design and implement new VLSI circuits. Here we design and compare the various CMOS adders with...
Design and Functional Verification of Four Way Set Associative Cache Controller
This project describes the design of a Cache Controller that will handle 32Kbyte 4 ways with 8word block size cache. A cache controller is a device that used to sequence the read and write of the cache storage array....