A Distributed Canny Edge Detector: Algorithm & FPGA Implementation
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2015, Vol 3, Issue 5
Abstract
The Canny edge detector is one of the most widely used edge detection algorithms due to its superior performance. Unfortunately, not only is it computationally more intensive as compared with other edge detection algorithms, but it also has a higher latency because it is based on frame-level statistics. In this paper, we propose a mechanism to implement the canny algorithm at the block level without any loss in edge detection performance compared with the original frame-level Canny algorithm. Directly applying the original Canny algorithm at the block-level leads to excessive edges in smooth regions and to loss of significant edges in high-detailed regions since the original Canny computes the high and low thresholds based on the frame-level statistics. To solve this problem, we present a distributed Canny edge detection algorithm that adaptively computes the edge detection thresholds based on the block type and the local distribution of the gradients in the image block. In addition, the new algorithm uses a non-uniform gradient magnitude histogram to compute block-based hysteresis thresholds. The resulting block-based algorithm has significantly reduced latency and can be easily integrated with other block-based image codecs. It is capable of supporting fast edge detection of images and videos with high resolutions; including full-HD since the latency is now a function of the block size instead of the frame size. In addition, quantitative conformance evaluations and subjective tests show that the edge detection performance of the proposed algorithm is better than the original frame-based algorithm, especially when noise is present in the images. Finally, this algorithm is implemented using a 32 computing engine architecture and is synthesized on the Xilinx Virtex-5 FPGA. The synthesized architecture takes only 0.721 ms (including the SRAMREAD/WRITE time and the computation time) to detect edges of 512 × 512 images in the USC SIPI database when clocked at 100 MHz and is faster than existing FPGA and GPU implementations.
Authors and Affiliations
Veeranagouda Patil, Mrs. Chitra Prabhu
Keywords
Related Articles
- EP ID EP20469
- DOI -
- Views 238
- Downloads 5
slugPollution threat to surface and ground water quality due to electroplating units
In Delhi, a significant part of the pollution load to the river Yamuna is contributed by small scale electroplating units. These types of industries are inadequately equipped to deal with the environmental problems in a...
Memory Design Using Logical Gates
This research is about designing memory using logical gates. A memory unit is a collection of storage cells together with associated circuits needed to transform information in and out of the device. Memory cells which...
Laser Atmospheric Transmission Limitations in Optical Wireless Communication Systems Based on Different Transmission Levels for Short and Local areas Network Applications
This paper has presented optical wireless communication systems performance prediction based on different visibility levels for indoor, local, and wide area network applications s over wide range of the affecting parame...
A Review Paper on Currency Recognition System
There are many type of currencies in the world, with each of them looking different with their features i.e. differ in the size of the banknotes, color, texture etc. the people who work in the money exchange have to dif...
Experimental Investigation of Mechanical Characterisation of Al6061 Reinforced With Molybdenum Disulphide (MOS2)-A Review
In the present study, based on the literature review the individual aluminium alloy and combined effect of reinforcements on aluminium alloy discussed. For preparation of composites Al6061 taken as base metal and varyin...