A High Speed Vedic Multiplier Using Different Compressors
Journal Title: International Journal of Science Engineering and Advance Technology - Year 2014, Vol 2, Issue 11
Abstract
A digital clock rate multiplier, divisor using variable point math which generates the output clock with almost zero occurrence error has been presented. The circuit has an uncontrolled multiplication and division factor range and short lock time. A short power method has been incorporated to ensure that the overall power consumption of the circuit is low. The circuit has been premeditated in TSMC 65nm CMOS process for an input allusion time of 0.01ns and has been tested with indiscriminate multiplication factor values, we present a novel architecture to perform high speed multiplication using ancient Vedic math’s techniques. A new high speed approach utilizing 4:2 compressors and novel 7:2 compressors for addition has also been incorporated in the same and has been discovered. Upon evaluation, the compressor based multiplier introduced in this paper, is nearly two times faster than the popular methods of multiplication. With regards to area, a 1% diminution is seen. The design and tests were carried out on a Xilinx Spartan 3e series of FPGA and the timing and area of the design, on the similar have been calculated.
Authors and Affiliations
D. D. Devi Sasikala| Associate professor, Department of ECE, Sri Venkateswara Engineering And Technology, Chittor, N. V. Nagaraju| Student Department of ECE, Sri Venkateswara Engineering And Technology, Chittor
Keywords
Related Articles
- EP ID EP16401
- DOI -
- Views 361
- Downloads 12
Physico–Chemical Analysis Of Sugar Mill Effluents And Its Effect On Seed Germination Of Paddy (Oryza sativa) and Green gram (Vigna radiata)
Sugar factories assume a noteworthy part in discharging so as to contaminate the water bodies and land a lot of wastewater as profluent. The sugar plant effluents are having high measure of suspended solids, broke up...
Secure Cloud Email System On Privacy Protocol And Identity-Based Encryption
A flexible primitive alluded to as conditional identity-based broadcast PRE (CIBPRE) and formalizes its semantic security. CIBPRE enables a sender to encode a message to numerous collectors by indicating these benefi...
Application Of Integrated Interface Schema (Iis) Over Multiple Wdbs To Enhance Data Unit Annotation
An annotation wrapper for the search site is automatically build and can be used to interpret new result pages from the same web database. A growing number of databases have become web accessible through HTML form ba...
New Multilevel Inverter D-STATCOM Topology To Compensate Reactive And Nonlinear Loads
This work proposes an enhanced half and half dissemination static compensator (D-STATCOM) topology to address some reasonable issues, for example, control rating, channel measure, remuneration execution, and power mi...
Analyzation of Multistoried Building Strengthening in Seismic Region within fills and Using Etabs
Current building codes for seismic design and evaluation in Europe and American component execution based criteria that involve the estimation of inelastic reaction of the building because of seismic. These seismic r...