A High Speed Vedic Multiplier Using Different Compressors
Journal Title: International Journal of Science Engineering and Advance Technology - Year 2014, Vol 2, Issue 11
Abstract
A digital clock rate multiplier, divisor using variable point math which generates the output clock with almost zero occurrence error has been presented. The circuit has an uncontrolled multiplication and division factor range and short lock time. A short power method has been incorporated to ensure that the overall power consumption of the circuit is low. The circuit has been premeditated in TSMC 65nm CMOS process for an input allusion time of 0.01ns and has been tested with indiscriminate multiplication factor values, we present a novel architecture to perform high speed multiplication using ancient Vedic math’s techniques. A new high speed approach utilizing 4:2 compressors and novel 7:2 compressors for addition has also been incorporated in the same and has been discovered. Upon evaluation, the compressor based multiplier introduced in this paper, is nearly two times faster than the popular methods of multiplication. With regards to area, a 1% diminution is seen. The design and tests were carried out on a Xilinx Spartan 3e series of FPGA and the timing and area of the design, on the similar have been calculated.
Authors and Affiliations
D. D. Devi Sasikala| Associate professor, Department of ECE, Sri Venkateswara Engineering And Technology, Chittor, N. V. Nagaraju| Student Department of ECE, Sri Venkateswara Engineering And Technology, Chittor
Keywords
Related Articles
- EP ID EP16401
- DOI -
- Views 350
- Downloads 12
A Comparative Study on Shape Reorganization
This paper proposes a new mechanism for identifying two-dimensional shapes called the SKS algorithm and compares it with three other state-ofart methods in detail. These include the Hu Moments, CSS matching and Shape...
Text Classification Techniques to Conduct Automatic Bug Triage
We address the issue of information lessening for bug triage, i.e., how to diminish the scale and enhance the nature of bug information. We solidify illustration decision with highlight assurance to in the meantime d...
A Three Phase Four Wire Network Based Interleaved HighFrequency Inverter with Single-Reference Eight-Pulse-Modulation Technique for Fuel Cell Vehicle Applications
This paper presents a three phase four leg inverter with neutral connected to load. The inverter hybrid modulation technique consisting of singe-reference eight-pulse-modulation (SREPM) for front-end dc/dc converter...
The cloud Approach for Consistent Appropriate deduplication
In Cloud processing includes conveying gatherings of remote servers and programming systems that permit brought together information stockpiling and online access to PC administrations or assets. Mists can be named o...
WEB TESTING: For the Expressive of Ability and Imminent Tendencies
Testing is an essential stride in planning and executing software in the distributed environment. Testing in the conveyed applications is troublesome, as well as an expensive strategy. This Research quickly talks abo...