A Low Cost FPGA based Cryptosystem Design for High Throughput Area Ratio
Journal Title: International Journal of Advanced Computer Science & Applications - Year 2017, Vol 8, Issue 2
Abstract
Over many years, Field Programmable Gated Ar-rays (FPGA) have been used as a target device for various prototyping and cryptographic algorithm applications. Due to the parallel architecture of FPGAs, the flexibility of cryptographic algorithms can be exploited to achieve high throughputs at the expense of very low chip area. In this research, we propose a low cost FPGA based cryptosystem named as Secure Cipher for high throughput to area ratio. The proposed Secure Cipher is implemented using full loop unroll technique in order to exploit the parallelism of the proposed algorithm. The proposed cryp-tosystem implementation achieved a throughput of 4600Mbps for encryption. The logic resource utilization of this implementation is 802 logic elements(LE) which yields a throughput to area ratio of 5.735Mbps/LE.
Authors and Affiliations
Muhammad Sohail Ibrahim, Irfan Ahmed, M. Imran Aslam, Muhammad Ghazaal, Kamran Raza, Shujaat Khan
Study and Analysis of Delay Sensitive and Energy Efficient Routing Approach
Wireless Sensing Networks (WSNs) comprised of significant numbers of miniatures and reasonable sensor nodes, which sense data from surrounding and forwarded data toward the base station (BS) via multi-hop fashion through...
An Informational Model as a Guideline to Design Sustainable Green SLA (GSLA)
Recently, Service Level Agreement (SLA) and green SLA (GSLA) becomes very important for both the service providers/vendors and as well as for the users/customers. There are many ways to inform users/customers about vario...
Secure user Authentication and File Transfer in Wireless Sensor Network using Improved AES Algorithm
The WSN technology is a highly efficient and effective way of gathering highly sensitive information and is often deployed in mission-critical applications, which makes the security of its data transmission of vital sign...
The Use of a Simplex Method with an Artificial basis in Modeling of Flour Mixtures for Bakery Products
Modeling of flour mixtures for bakery products of increased biological value is done. The problem is solved by a simplex method with an artificial basis related to numerical optimization methods for solving linear progra...
Low Power and High Reliable Triple Modular Redundancy Latch for Single and Multi-node Upset Mitigation
CMOS based circuits are more susceptible to the radiation environment as the critical charge (Qcrit) decreases with technology scaling. A single ionizing radiation particle is more likely to upset the sensitive nodes of...