A Low-Jitter 20-110MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements

Journal Title: Journal of Information Systems and Telecommunication - Year 2014, Vol 2, Issue 3

Abstract

In this paper, a 16-phases 20MHz to 110MHz low jitter delay locked loop, DLL, is proposed in a 0.35µm CMOS process. A sensitive open loop phase detector, PD, is introduced based on a novel idea to simply detect small phase differences between reference clock and generated delayed signals. High sensitivity, besides the simplicity reduces the dead zone of PD and gives a better jitter on output generated clock signals, consequently. A new strategy of common mode setting is utilized on differential delay elements which no longer introduce extra parasitics on output nodes and brings the duty cycle of generated clock signals near to 50 percent. Also, small amplitude differential clock is carefully transferred inside the circuit to considerably suppress the noise effect of supply voltage. Post-Layout simulation results confirm the RMS jitter of less than 6.7ps at 20MHz and 2ps at 100MHz input clock frequency when the 3.3Volts supply voltage is subject to 75mVolts peak-to-peak noise disturbances. Total power consumption reaches from 7.5mW to 16.5mW when the operating frequency increases from 20MHz to 100MHz. The proposed low-jitter DLL can be implemented in small active area, around 380µm×210µm including the clock generation circuit, which is proper to be repeatedly used inside the chip.

Authors and Affiliations

Sarang Kazeminia, Khayrollah Hadidi, Abdollah Khoei

Keywords

Related Articles

A Conflict Resolution Approach using Prioritization Strategy

In current air traffic control system and especially in free flight method, the resolution of conflicts between different aircrafts is a critical problem. In recent years, conflict detection and resolution problem has be...

A Stochastic Lyapunov Theorem with Application to Stability Analysis of Networked Control Systems

The source of randomness in stochastic systems is an input with stochastic behavior as treated in the existing literature. Special types of stochastic processes such as the Wiener process or the Brownian motion have serv...

A Unicast Tree-Based Data Gathering Protocol for Delay Tolerant Mobile Sensor Networks

The Delay Tolerant Mobile Sensor Networks (DTMSNs) distinguish themselves from conventional sensor networks by means of some features such as loose connectivity, node mobility, and delay tolerability. It needs to be ackn...

Active Steganalysis of Transform Domain Steganography Based on Sparse Component Analysis

This paper presents a new active steganalysis method to break the transform domain steganography. Most of steganalysis techniques focus on detecting the presence or absence of a secret message in a cover (passive stegana...

A Study on Clustering for Clustering Based Image De-noising

In this paper, the problem of de-noising of an image contaminated with Additive White Gaussian Noise (AWGN) is studied. This subject is an open problem in signal processing for more than 50 years. In the present paper, w...

Download PDF file
  • EP ID EP185899
  • DOI 10.7508/jist.2014.03.005
  • Views 145
  • Downloads 0

How To Cite

Sarang Kazeminia, Khayrollah Hadidi, Abdollah Khoei (2014). A Low-Jitter 20-110MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements. Journal of Information Systems and Telecommunication, 2(3), 166-172. https://europub.co.uk/articles/-A-185899