A Low-Jitter 20-110MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements

Journal Title: Journal of Information Systems and Telecommunication - Year 2014, Vol 2, Issue 3

Abstract

In this paper, a 16-phases 20MHz to 110MHz low jitter delay locked loop, DLL, is proposed in a 0.35µm CMOS process. A sensitive open loop phase detector, PD, is introduced based on a novel idea to simply detect small phase differences between reference clock and generated delayed signals. High sensitivity, besides the simplicity reduces the dead zone of PD and gives a better jitter on output generated clock signals, consequently. A new strategy of common mode setting is utilized on differential delay elements which no longer introduce extra parasitics on output nodes and brings the duty cycle of generated clock signals near to 50 percent. Also, small amplitude differential clock is carefully transferred inside the circuit to considerably suppress the noise effect of supply voltage. Post-Layout simulation results confirm the RMS jitter of less than 6.7ps at 20MHz and 2ps at 100MHz input clock frequency when the 3.3Volts supply voltage is subject to 75mVolts peak-to-peak noise disturbances. Total power consumption reaches from 7.5mW to 16.5mW when the operating frequency increases from 20MHz to 100MHz. The proposed low-jitter DLL can be implemented in small active area, around 380µm×210µm including the clock generation circuit, which is proper to be repeatedly used inside the chip.

Authors and Affiliations

Sarang Kazeminia, Khayrollah Hadidi, Abdollah Khoei

Keywords

Related Articles

Safe Use of the Internet of Things for Privacy Enhancing

New technologies and their uses have always had complex economic, social, cultural, and legal implications, with accompanying concerns about negative consequences. So it will probably be with the IoT and their use of dat...

Node Classification in Social Network by Distributed Learning Automata

The aim of this article is improving the accuracy of node classification in social network using Distributed Learning Automata (DLA). In the proposed algorithm using a local similarity measure, new relations between node...

Video Transmission Using New Adaptive Modulation and Coding Scheme in OFDM based Cognitive Radio

As Cognitive Radio (CR) used in video applications, user-comprehended video quality practiced by secondary users is an important metric to judge effectiveness of CR technologies. We propose a new adaptive modulation and...

Image Retrieval Using Color-Texture Features Extracted From Gabor-Walsh Wavelet Pyramid

Image retrieval is one of the most applicable image processing techniques which have been extensively used. Feature extraction is one of the most important procedures used for interpretation and indexing images in Conten...

Ten Steps for Software Quality Rating Considering ISO/IEC

In software rating area, it is necessary to apply a measurement reference model to evaluate the quality of software. The standard 25030 is an example of an evaluation system which is based on stakeholders' requirements....

Download PDF file
  • EP ID EP185899
  • DOI 10.7508/jist.2014.03.005
  • Views 123
  • Downloads 0

How To Cite

Sarang Kazeminia, Khayrollah Hadidi, Abdollah Khoei (2014). A Low-Jitter 20-110MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements. Journal of Information Systems and Telecommunication, 2(3), 166-172. https://europub.co.uk/articles/-A-185899