A Low-Jitter 20-110MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements
Journal Title: Journal of Information Systems and Telecommunication - Year 2014, Vol 2, Issue 3
Abstract
In this paper, a 16-phases 20MHz to 110MHz low jitter delay locked loop, DLL, is proposed in a 0.35µm CMOS process. A sensitive open loop phase detector, PD, is introduced based on a novel idea to simply detect small phase differences between reference clock and generated delayed signals. High sensitivity, besides the simplicity reduces the dead zone of PD and gives a better jitter on output generated clock signals, consequently. A new strategy of common mode setting is utilized on differential delay elements which no longer introduce extra parasitics on output nodes and brings the duty cycle of generated clock signals near to 50 percent. Also, small amplitude differential clock is carefully transferred inside the circuit to considerably suppress the noise effect of supply voltage. Post-Layout simulation results confirm the RMS jitter of less than 6.7ps at 20MHz and 2ps at 100MHz input clock frequency when the 3.3Volts supply voltage is subject to 75mVolts peak-to-peak noise disturbances. Total power consumption reaches from 7.5mW to 16.5mW when the operating frequency increases from 20MHz to 100MHz. The proposed low-jitter DLL can be implemented in small active area, around 380µm×210µm including the clock generation circuit, which is proper to be repeatedly used inside the chip.
Authors and Affiliations
Sarang Kazeminia, Khayrollah Hadidi, Abdollah Khoei
Keywords
Related Articles
- EP ID EP185899
- DOI 10.7508/jist.2014.03.005
- Views 150
- Downloads 0
An Improved Method for TOA Estimation in TH-UWB System considering Multipath Effects and Interference
UWB ranging is usually based on the time-of-arrival (TOA) estimation of the first path. There are two major challenges in TOA estimation. One challenge is to deal with multipath channel, especially in indoor environments...
A Linear Model for Energy-Aware Scheduling Problem Considering Interference in Real-time Wireless Sensor Networks
An important factor in increasing quality of service in real-time wireless networks is minimizing energy consumption, which contradicts with increasing message delivery rate because of associating a time deadline to each...
A Robust Data Envelopment Analysis Method for Business and IT Alignment of Enterprise Architecture Scenarios
Information Technology is recognized as a competitive enabler in today’s dynamic business environment. Therefore, alliance of business and Information Technology process is critical, which is mostly emphasized in Informa...
Defense against SYN Flooding Attacks: A Scheduling Approach
The TCP connection management protocol sets a position for a classic Denial of Service (DoS) attack, called the SYN flooding attack. In this attack attacker sends a large number of TCP SYN segments, without completing th...
Prediction of Deadlocks in Concurrent Programs Using Neural Network
The dependability of concurrent programs is usually limited by concurrency errors like deadlocks and data races in allocation of resources. Deadlocks are difficult to find during the program testing because they happen u...