A Low-Jitter 20-110MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements

Journal Title: Journal of Information Systems and Telecommunication - Year 2014, Vol 2, Issue 3

Abstract

In this paper, a 16-phases 20MHz to 110MHz low jitter delay locked loop, DLL, is proposed in a 0.35µm CMOS process. A sensitive open loop phase detector, PD, is introduced based on a novel idea to simply detect small phase differences between reference clock and generated delayed signals. High sensitivity, besides the simplicity reduces the dead zone of PD and gives a better jitter on output generated clock signals, consequently. A new strategy of common mode setting is utilized on differential delay elements which no longer introduce extra parasitics on output nodes and brings the duty cycle of generated clock signals near to 50 percent. Also, small amplitude differential clock is carefully transferred inside the circuit to considerably suppress the noise effect of supply voltage. Post-Layout simulation results confirm the RMS jitter of less than 6.7ps at 20MHz and 2ps at 100MHz input clock frequency when the 3.3Volts supply voltage is subject to 75mVolts peak-to-peak noise disturbances. Total power consumption reaches from 7.5mW to 16.5mW when the operating frequency increases from 20MHz to 100MHz. The proposed low-jitter DLL can be implemented in small active area, around 380µm×210µm including the clock generation circuit, which is proper to be repeatedly used inside the chip.

Authors and Affiliations

Sarang Kazeminia, Khayrollah Hadidi, Abdollah Khoei

Keywords

Related Articles

Efficient Land-cover Segmentation Using Meta Fusion

Most popular fusion methods have their own limitations; e.g. OWA (order weighted averaging) has “linear model” and “summation of inputs proportions in fusion equal to 1” limitations. Considering all possible models for f...

Joint Source and Channel Analysis for Scalable Video Coding Using Vector Quantization over OFDM System

Conventional wireless video encoders employ variable-length entropy encoding and predictive coding to achieve high compression ratio but these techniques render the extremely sensitive encoded bit-stream to channel error...

Data Aggregation Tree Structure in Wireless Sensor Networks Using Cuckoo Optimization Algorithm

Wireless sensor networks (WSNs) consist of numerous tiny sensors which can be regarded as a robust tool for collecting and aggregating data in different data environments. The energy of these small sensors is supplied by...

Design and Implementation of an Ultra-Wide Band, High Precision, and Low Noise Frequency Synthesizer

This paper presents system-level design and implementation of an ultra-wide tunable, high precision, fast locking, low phase noise, and low power portable fractional-N frequency synthesizer. The output frequency of the p...

GoF-Based Spectrum Sensing of OFDM Signals over Fading Channels

Goodness-of-Fit (GoF) based spectrum sensing of orthogonal frequency-division multiplexing (OFDM) signals is investigated in this paper. To this end, some novel local sensing methods based on Shapiro-Wilk (SW), Shapiro-F...

Download PDF file
  • EP ID EP185899
  • DOI 10.7508/jist.2014.03.005
  • Views 143
  • Downloads 0

How To Cite

Sarang Kazeminia, Khayrollah Hadidi, Abdollah Khoei (2014). A Low-Jitter 20-110MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements. Journal of Information Systems and Telecommunication, 2(3), 166-172. https://europub.co.uk/articles/-A-185899