A Low Power Asynchronous FPGA with Autonomous Fine Grain Power Gating and LEDR Encoding

Abstract

Field Programmable Gate Arrays (FPGAs) are widely used to implement special purpose processors. FPGAs are economically cheaper for low quantity production because its function can be directly reprogrammed by end users. In this project designing a reconfigurable low power Asynchronous FPGA cells are done. FPGAs consume high dynamic and standby power. In order to reduce the standby power the autonomous fine grain power gating method is used. The autonomous fine grain power gating method has lookup table which is controlled by sleep controller and sleep transistor. In the successive logic block if the data arrives to the first logic block, the next logic block goes to active state. Suppose if the data not arrives to the first logic block than the next logic block goes to standby state and remain in this state until it reaches threshold time. After reaching threshold time the logic block goes to sleep state from standby state. In this sleep state the logic block power goes OFF. Hence the power consumption of the FPGA becomes reduced. The proposed architecture used in both fine grain as well as coarse grain structure. The circuit is simulated using Xilinx tool. Power reduction is achieved by selectively setting the functional units into a low leakage mode when they are inactive.

Authors and Affiliations

Mr N. Rajagoplakrishnan , Mr k. Sivasuparamanyan , Mr G. Ramadoess

Keywords

Related Articles

SOFTWARE MODULE CLUSTERING USING SINGLE AND MULTI-OBJECTIVE APPROACHES 

Most of the interesting software systems are very large and complex which is difficult to understand their structure. Complexity occurs due to having entities that depend on each other in intricate ways in source cod...

A Survey on Various Median Filtering Techniques for Removal of Impulse Noise from Digital Images. 

The existence of impulse noise is one of the most frequent problems in many digital image processing applications. So for the removal of such impulse noise median based filter becomes widely used. However, there ar...

Comparison between different Compression and Decompression Techniques on MRI Scan Images  

The main objective of this paper is to distribute the medical images to different hospitals and among the staff of the same medical centre within short span of time and efficiently. A lot of hospitals handle their...

Survey on Certain Algorithms Computing Best Possible Routes for Transportation Enquiry Services 

Shortest Path problems are very common in road network applications where the optimal routings have to be found. As the traffic condition among a city changes from time to time and there are usually a huge amounts...

An efficient unobservable routing scheme resistant against DoS attacks 

Privacy protection for ad hoc networks with low-power wireless devices and lowbandwidth network connection is a very challenging task. A number of anonymous routing schemes have been proposed for ad hoc networks to...

Download PDF file
  • EP ID EP120541
  • DOI -
  • Views 102
  • Downloads 0

How To Cite

Mr N. Rajagoplakrishnan, Mr k. Sivasuparamanyan, Mr G. Ramadoess (2013). A Low Power Asynchronous FPGA with Autonomous Fine Grain Power Gating and LEDR Encoding. International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), 2(4), 1523-1529. https://europub.co.uk/articles/-A-120541