A Low Power Asynchronous FPGA with Autonomous Fine Grain Power Gating and LEDR Encoding

Abstract

Field Programmable Gate Arrays (FPGAs) are widely used to implement special purpose processors. FPGAs are economically cheaper for low quantity production because its function can be directly reprogrammed by end users. In this project designing a reconfigurable low power Asynchronous FPGA cells are done. FPGAs consume high dynamic and standby power. In order to reduce the standby power the autonomous fine grain power gating method is used. The autonomous fine grain power gating method has lookup table which is controlled by sleep controller and sleep transistor. In the successive logic block if the data arrives to the first logic block, the next logic block goes to active state. Suppose if the data not arrives to the first logic block than the next logic block goes to standby state and remain in this state until it reaches threshold time. After reaching threshold time the logic block goes to sleep state from standby state. In this sleep state the logic block power goes OFF. Hence the power consumption of the FPGA becomes reduced. The proposed architecture used in both fine grain as well as coarse grain structure. The circuit is simulated using Xilinx tool. Power reduction is achieved by selectively setting the functional units into a low leakage mode when they are inactive.

Authors and Affiliations

Mr N. Rajagoplakrishnan , Mr k. Sivasuparamanyan , Mr G. Ramadoess

Keywords

Related Articles

A Framework for Email Clustering and Automatic Answering Method (Formal Approach)  

T- The mail-box consisting of number of emails in which many attributes or files are existing in a single email and hence they can be considered as a database. It is not easy to find out the important email or me...

Healthcare Information Technology Service Assessment: A Healthcare Leader Prospective  

Information technology has evolved over the years and comply its presence in all the industrial sectors and healthcare is not an exception. It has become more and more necessary for every health care professional...

Literature Survey on latest research issues in MANET

Mobile Ad-hoc Networks (MANET) is an emerging area of research. Most current work is centered with different issues. This paper discusses the issues associated with data communication with MANET, Security in MANET, Intru...

Data mining approach to evaluate the data lossless Data Compression algorithms  

: This paper presents a study of various lossless compression algorithms; to test the performance and the ability of compression of each algorithm based on ten different parameters. For evaluation the compression r...

A Combined Approach to Part-of-Speech Tagging Using Features Extraction and Hidden Markov Model 

Words are characterized by its features. In an inflectional language, category of a word can be express by its tense, aspect and modality (TAM). Extracting features from an inflected word, one can categorised it wi...

Download PDF file
  • EP ID EP120541
  • DOI -
  • Views 95
  • Downloads 0

How To Cite

Mr N. Rajagoplakrishnan, Mr k. Sivasuparamanyan, Mr G. Ramadoess (2013). A Low Power Asynchronous FPGA with Autonomous Fine Grain Power Gating and LEDR Encoding. International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), 2(4), 1523-1529. https://europub.co.uk/articles/-A-120541