A Low Power Consuming Model of Parallel Programming for HPC System

Abstract

For most of the past five decades, the growing computational power of supercomputers has come primarily from a doubling of clock frequency every 18 months. Over this time period, the clock rate increased by six orders of magnitude, while the number of processors increased by three orders of magnitude. The major challenge caused by the increasing scale and complexity of HPC systems is the massive power consumption. Due to constraints on heat and the power requirements of today's microprocessors, vendors have shifted to putting multiple processors (cores) on a chip. The number of cores per chip is expected to continue increasing exponentially over the next decade. One expected strategy is the correct usage of parallel programming models that decrease power consumption and increase system performance through massive parallelism (concurrency). In the current study, we have proposed a Hybrid MVAPICH-2 + CUDA (HMC) parallel programming model that outperformed other state-of-the-art dual and tri hierarchy level approaches with respect to power consumption and execution time. Moreover, the HMC model was evaluated by implementing the matrix multiplication benchmarking application. Consequently, it can be considered a leading model for the emerging Exascale computing system.

Authors and Affiliations

Mohammed Nawaf Altouri, Abdullah M. Algarni

Keywords

Related Articles

Real Time Analysis of Crowd Behaviour for Automatic and Accurate Surveillance

Surveillance in this modern era is a necessity. Creating an alert in case of emergencies and disturbances is of very much importance. As the number of simultaneous camera feeds increase, burden on human supervisor also i...

A Map-based Job Recommender Model

Location is one of the most important factors to consider when looking for offering a new job. Currently, there exist many job recommender systems to help match the right candidate with the right job. A review of the exi...

PSO-based Optimized Canny Technique for Efficient Boundary Detection in Tamil Sign Language Digital Images

For the hearing impaired, sign language is the most prevailing means of communication for their day-to-day life. It is always a challenge to develop an optimized automated system to recognize and interpret the implicatio...

Evaluation of Perception and Performance in ICT Related Courses

Some teaching methods adopted for disseminating Information Communication Technology Related Courses (ICTRC) in institutions of learning have been observed to be inadequate in bringing about the right perception and perf...

Novel Adaptive Auto-Correction Technique for Enhanced Fingerprint Recognition

Fingerprints are the most used biometric trait in applications where high level of security is required. Fingerprint image may vary due to various environmental conditions like temperature, humidity, weather etc. Hence,...

Download PDF file
  • EP ID EP578199
  • DOI 10.14569/IJACSA.2019.0100522
  • Views 93
  • Downloads 0

How To Cite

Mohammed Nawaf Altouri, Abdullah M. Algarni (2019). A Low Power Consuming Model of Parallel Programming for HPC System. International Journal of Advanced Computer Science & Applications, 10(5), 172-177. https://europub.co.uk/articles/-A-578199