A Low Power Memory Architecture for Zigbee Trans-Receiver

Journal Title: GRD Journal for Engineering - Year 2016, Vol 1, Issue 0

Abstract

A Low-power memory architecture for Zigbee Trans-Receiver is designed in this project. It proposes a level converting Retention flip-flop (RFF) in dual edge triggered pulse with feedback system in Zigbee SoC’s Trans-receiver. This RFF the master flip flop are hold the data in standby mode and the data will be restored in the slave flip flop in active mode thus reduces the power consumption. Then the data will be passed from the VDD, Coreto and VDD, IO with the help of NMOS pass-Transistor. This proposed RFF does not require any additional control signals for power and data transitioning. This RFF with dual-edge triggered pulse with feedback system will overcome the problems like high power consumption, large DC current and low performance when compared with existing single-edge triggered RFF. Using 180nm technology the proposed RFF is designed for low power consumption using Tanner EDA Tool.

Authors and Affiliations

M. Marudhupandian, V. Kamalkumar

Keywords

Related Articles

Adaptive FIR Filter Processing of Vibroarthrographic Signal

The knee is one of the most important and injured site in human body. Current evaluation of the knee joint status are based on imaging such as CT and MRI, which are sensitive to knee joint disorders and expensive too, an...

USER REVOCATION BASED ANONYMOUS ACCESS PROVISION FOR EFFICIENT CLOUD USER PRIVACY

Cloud computing is a recent technology provides a flexible, on-demand and low cost feature of computing resources. The Main issue in Cloud Computing is user identity privacy and data content privacy. The User Privacy in...

Rehabilitation Of Slum: An Innovative Approach To Urban Development

Urbanization and faster speed of our life have let us live a happy and smooth life but with accordance to the advancement there adds a discomfort to the city life. A city is considered developed when it have all the poss...

Optimal MPPT Control using Boost Converter for Power Management in PV- Diesel Remote Area

Maximum power point tracking following (MPPT) is by and large being utilized in sunlight based photovoltaic (PV) control age frameworks to augment sun-based vitality extraction. In this paper, it is proposed to work the...

Automatic Braking System in Train using Fuzzy Logic

This paper focuses a new way of approach to find the solution for the artificial intelligent braking system in train using the fuzzy logic controller. Here we are designing the fuzzy logic controller using fuzzy logic to...

Download PDF file
  • EP ID EP303026
  • DOI -
  • Views 106
  • Downloads 0

How To Cite

M. Marudhupandian, V. Kamalkumar (2016). A Low Power Memory Architecture for Zigbee Trans-Receiver. GRD Journal for Engineering, 1(0), 277-280. https://europub.co.uk/articles/-A-303026