A New VLSI Architecture to Increase the speed of computation (Modified Booth Algorithm)

Abstract

In this paper, we planned a new architecture of multiplier -and-accumulator (MAC) for high-speed arithmetic operations. By merging multiplication with accumulation and planning a hybrid type of carry save adder (CSA), the performance was better. Since the accumulator that has the major delay in MAC was merged into CSA, the total performance was raised. The proposed CSA tree uses 1’s-complement-based radix-2 modified Booth’s algorithm (MBA) and has the modified array for the sign extension in order to increase the bit density of the operands. The CSA propagates the carries to the least significant bits of the partial products and creates the least significant bits in advance to decrease the number of the input bits of the final adder. Also, the proposed MAC accumulates the intermediate results in the type of sum and carry bits instead of the output of the final adder, which made it likely to optimize the pipeline scheme to improve the performance. In this work, for simulation we use Modelsim for logical verification, and further synthesizing it on XilinxISE tool using target technology and performing placing & routing operation for system confirmation on targeted FPGA. We expect that the proposed MAC can be adapted to various fields requiring high performance such as the signal processing areas.

Authors and Affiliations

CH. Rama Koti Reddy, K. Satyavathi, R. Raja Kishore

Keywords

Related Articles

An Efficient Multideployment and Multisnapshotting in Cloud Computing

Infrastructure as a Service is a provision model in which an organization outsources the equipment used to support operations, including storage, hardware, servers and networking components.(IaaS)cloud computing has...

The Feasibility of Content Sharing With (Dtn) On Commercial Smart Phones

The increase in the number of smart phone users has lead to the increase in the peer-topeer adhoc content sharing. Traditional data delivery schemes are not suitable for such networks due to intermittent connectivity...

A Study of Efforts Done by Computing Industries for Green Computing

Green computing is one of the biggest concepts these days. The first thing that may come to mind when we think of “Green Computing” is simply using less electricity, but there’s a lot more to that. The challenge of g...

An Overview: Peak To Power Average Ratio reduction by Discrete Cosine Transform Selective Mapping

The OFDM is employed in many systems. The main the drawback of the OFDM systems is the high Peak to Power Average Ratio [PAPR].This paper deals with the basic idea of PAPR .The paper also describe in brief the differ...

Supportive Accumulation for Proficient Data Approach In Interruption Tolerant Networks

The goal of this is to build up a structural system of social group based agreeable reserving for minimizing electronic substance provisioning cost in Mobile Social Wireless Networks (MSWNET). MSWNETs are framed by r...

Download PDF file
  • EP ID EP27664
  • DOI -
  • Views 257
  • Downloads 4

How To Cite

CH. Rama Koti Reddy, K. Satyavathi, R. Raja Kishore (2013). A New VLSI Architecture to Increase the speed of computation (Modified Booth Algorithm). International Journal of Research in Computer and Communication Technology, 2(9), -. https://europub.co.uk/articles/-A-27664