A Novel AHB Based SDRAM Memory Controller

Abstract

This paper describes design of the memory controller which is compatible with Advanced High-performance Bus (AHB), which is a new generation of AMBA bus. The AHB is mainly meant for high-performance and high clock frequency system modules. The Memory Controller using FIFO provides command signals for memory refresh, read & write operations and initialization of SDRAM. Our work will focus on SDRAM Controller that is located between the SDRAM and AHB interface. The Controller simplifies the SDRAM command interface to standard system read/write interface and also optimizes the access time of read/write cycle.

Authors and Affiliations

P. Himabindu, G. M. V. Prasad, A. Srinivas Rao

Keywords

Related Articles

E-IHRB Decoder Architectures for Non-Binary LDPC Codes

In the information theory, the non- binary low density parity check (NB-LDPC) code is a linear error correcting code, a method of transmitting message over a noisy transmission channel. LDPCcodes are capacityapproachi...

Representing Competent Revocable Data Access Influence for Multi-Authority Cloud Storage

Cloud computing is rising immensely because of its points of interest and the adaptable storage administrations provided by it. Because of this the quantity of clients has come to at the top. Clearly the clients will...

Comparative analysis of clustering of spatial databases with various DBSCAN Algorithms

Clustering is still an important research issue in the data mining, because there is a continuous research in data mining for optimum clusters on spatial data. There are so many types of partition based and hierarcha...

A Regression Model for the Grades of Students of Database for Prediction

In this paper a suitable regression curve is investigated for the grades of the student’s database course and it is found that Y = 0.32 + .0 5816 X where x could be the midterm exam grade and the final exam grades c...

Traffic Protection against Link and Node Failures Using Fast Re-Route for MPLS Networks

The increase of data transfer over the Internet is complexity process for providing internet services as badly affected the quality of service and the dataflow. To reduce this problem, in this paper I am introducing a...

Download PDF file
  • EP ID EP28206
  • DOI -
  • Views 282
  • Downloads 2

How To Cite

P. Himabindu, G. M. V. Prasad, A. Srinivas Rao (2015). A Novel AHB Based SDRAM Memory Controller. International Journal of Research in Computer and Communication Technology, 4(6), -. https://europub.co.uk/articles/-A-28206