A Novel Approach to Implement a Vedic Multiplier for High Speed Applications

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 6, Issue 4

Abstract

Now-a-days in VLSI technology speed optimization plays a vital role. So designing of high speed devices became necessary to fulfill the end user requirements. Generally the processor designing is mainly depending upon the MAC units. In that particularly multiplier architecture comes under crucial designing. In this paper the VEDIC multiplier(Nikhilam Sutra) which is very ancient multiplier whose importance is discussed. The design of multiplier consists of Radix Selection Unit , Exponent Determinant (ED), Mean Determinant (MD) and Comparator. In this paper the Xilinx ISE EDA Tool is used for synthesis and simulation. Ultimately the multiplier shows the product of the provided inputs with reduced latency along with optimized power estimation.

Authors and Affiliations

Dasari Sireesha , N. Suresh Babu

Keywords

Related Articles

Analysis of Possible Attack on AODV Protocol in MANET

Mobile Ad Hoc Networks (MANETs) consist of wireless mobile nodes which coordinate with each other to form temporary network without its pre-existing infrastructure. AODV is popular Ad-hoc distance vector routing reactive...

Experimental Investigation on Characteristics of Polythene Waste Incorporated Concrete

The Disposal of large quantity of plastic cover may cause pollution of land, water bodies and air. The proposed concrete which is made up by adding plastic in concrete may help to reuse the plastic cover as one of the co...

 Performance, Combustion and Emission Characteristics of Corn oil blended with Diesel

 Petroleum based fuels is a finite resource that is rapidly depleting. Consequently, petroleum reserves are not sufficient enough to last many years. Biodiesel is one of the alternative fuel made from vegetable oil,...

 Multi-Functional Monitoring System

 Instead of having the single application in a system it is better to have multiple applications such that the user can run the vehicle safely and can avoid the accident. Here in this paper we are using a combinat...

 A Study on performance evaluation of Reed Solomon Codes through an AWGN Channel model for an efficient Communication System

 In wireless, satellite, and space communication systems, reducing error is critical. High bit error rates of the wireless communication system require employing various coding methods on the data transferred. Chann...

Download PDF file
  • EP ID EP162279
  • DOI -
  • Views 115
  • Downloads 0

How To Cite

Dasari Sireesha, N. Suresh Babu (2013). A Novel Approach to Implement a Vedic Multiplier for High Speed Applications. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 6(4), 212-217. https://europub.co.uk/articles/-A-162279