A Novel Design of Low Power Comparator through Differential Amplifier in 90nm CMOS Technology Using Cadence Tool
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2015, Vol 3, Issue 6
Abstract
In digital world, Speed, area, power are very vital parameters for high speed devices like analog to digital converters. The comparator circuit with preamplifier increases the power consumption, as it requires large amount of currents than the latch circuitry. In this paper, a novel design of low power comparator is explained, which is able to provide high speed, and the low power using cross coupled differential amplifier in the latch stage in 90nm CMOS technology. The comparator is designed using cadence tool with 1.2 V DC power supply in 90nm CMOS technology. The power consumption of the proposed comparator is 0.8121uW which is very convenient for making high speed devices.
Authors and Affiliations
Rahul D. Marotkar, Dr. Manoj S. Nagmode
Keywords
Related Articles
- EP ID EP21002
- DOI -
- Views 220
- Downloads 5
Alerting About the Rise in Water Level and Controlling Motor Through Wireless Network
Floods occurred due to torrential rain hit and global environmental changes such as melting of snow in cold region, all these factors makes water crosses its usual flow then flooding take place, people leaving near the...
A Study on Metadata Management and Quality Evaluation in Big Data Management
In today’s world huge amount of data is being continuously generated through all streams of life using different devices and systems. Such data is called as Big Data. It is important to maintain “4V” of data (i.e., volu...
Review On Digital Filter Design Techniques
Measurement Noise Elimination is considered as one of the most important problem in signal processing. Several solutions have been proposed by many researchers using different techniques. Some of them have been successf...
ealization of Fixed-Point DLMS Adaptive Filter Using VHDL
During this paper, we tend to exhibit a productive engineering for the usage of a delayed minimum mean sq. adaptation filter. The smallest amount Mean sq. (LMS) adaptation filter is that the most prevailing and general...
Study of Efficient Firewall Packet Filtering and Matching Algorithms
for the network devices like firewall or IPsec, packet filtering is plays extremely significant role in high speed networks. Thus it is important that firewall policies should be optimized in order to make available the...