A Novel Low power and Area efficient Carry Look Ahead Adder Using GDI Technique
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2012, Vol 1, Issue 5
Abstract
A full adder is one of the essential component in digital circuit design, many improvements have been made to reduce the architecture of a full adder. The proposed method aims on Gate diffusion input (GDI) which is a low power technique to design any digital system. Mostly 90% of the power consumption is due to of dynamic behavior of the circuit. Dynamic component of power is reduced in GDI technique as the source of PMOS is not permanently connected to Vdd, and it also reduces the latency of the circuit .In this paper we introduce a novel low power and Area efficient Carry Look Ahead Adder using refined full adder. The results shows that the designed adders have superior performance compared with the existing adders in terms of power dissipation and transistor count. The design is simulated using Mentor graphics tool with a supply voltage of 5V
Authors and Affiliations
Pakkiraiah chakali , M. Bharathi , Adilakshmi Siliveru
Modular Design of Adders with Domino Logic 1
- Based on 180nm CMOS technology a 4 bit domino logic adder is designed for speed optimization over ripple carry adder. The adder is designed using 4 bit slice of carry look-ahead adder. Multiple slices are may...
A KNOWLEDGE BASED APPROACH FOR AUTOMATIC DATABASE NORMALIZATION
Normalization is a process of analyzing the given relational schemas based on the functional dependencies and using primary key to achieve minimum data redundancy. Normalization is one of the key issues to be carried out...
Intrusion Detection and Classification Using Improved ID3 Algorithm of Data Mining
Intrusion detection technology exists a lot of problems, such as low performance, low intelligent level, high false alarm rate, high false negative rate and so on. There is a need to develop some robust decision tr...
BER AND SIMULATION OF OFDM MODULATOR AND DEMODULATOR FOR WIRELESS BROADBAND APPLICATIONS
With the rapid growth of digital wireless communication in recent years, the need for high speed mobile data transmission has increased. New modulation techniques are being implemented to keep up with the desired more...
Implementation on FPGA for Tuned Low Complexity Modified Curve Fitting Algorithm
An effort is made to minimize the arithmetic intricacy of signal by using the VHDL module on FPGA. A curve fitting algorithm is used for finding the fundamental frequency of a given signal. Modification of algorithm is r...