A Novel Technique for Glitch and Leakage Power Reduction in CMOS VLSI Circuits

Abstract

Leakage power has become a serious concern in nanometer CMOS technologies. Dynamic and leakage power both are the main contributors to the total power consumption. In the past, the dynamic power has dominated the total power dissipation of CMOS devices. However, with the continuous trend of technology scaling, leakage power is becoming a main contributor to power consumption. In this paper, a technique has been proposed which will reduce simultaneously both glitch and leakage power. The results are simulated in Microwind3.1 in 90nm and 250 nm technology at room temperature.

Authors and Affiliations

Pushpa Saini, Rajesh Mehra

Keywords

Related Articles

Product Feature Ranking and Popularity Model based on Sentiment Comments

This paper proposes the development of a model to determine feature popularity ranking for products in the market. Each feature that is reviewed by a customer has a relation to sentiment words present in the sentences wi...

Security Risk Scoring Incorporating Computers' Environment

A framework of a Continuous Monitoring System (CMS) is presented, having new improved capabilities. The system uses the actual real-time configuration of the system and environment characterized by a Configuration Manage...

Segmentation using Codebook Index Statistics for Vector Quantized Images

In this paper, the segmentation using codebook index statistics (SUCIS) method is proposed for vector-quantized images. Three different codebooks are constructed according to the statistical characteristics (mean, varian...

Insights on Car Relocation Operations in One-Way Carsharing Systems

One-way carsharing system is a mobility service that offers short-time car rental service for its users in an urban area. This kind of service is attractive since users can pick up a car from a station and return it to a...

Stemmer Impact on Quranic Mobile Information Retrieval Performance

Stemming algorithms are employed in information retrieval (IR) to reduce verity variants of the same word with several endings to a standard stem. Stemmers can also help IR systems by unifying vocabulary, reducing term v...

Download PDF file
  • EP ID EP92872
  • DOI -
  • Views 106
  • Downloads 0

How To Cite

Pushpa Saini, Rajesh Mehra (2012). A Novel Technique for Glitch and Leakage Power Reduction in CMOS VLSI Circuits. International Journal of Advanced Computer Science & Applications, 3(10), 161-168. https://europub.co.uk/articles/-A-92872