A Novel Technique for Glitch and Leakage Power Reduction in CMOS VLSI Circuits

Abstract

Leakage power has become a serious concern in nanometer CMOS technologies. Dynamic and leakage power both are the main contributors to the total power consumption. In the past, the dynamic power has dominated the total power dissipation of CMOS devices. However, with the continuous trend of technology scaling, leakage power is becoming a main contributor to power consumption. In this paper, a technique has been proposed which will reduce simultaneously both glitch and leakage power. The results are simulated in Microwind3.1 in 90nm and 250 nm technology at room temperature.

Authors and Affiliations

Pushpa Saini, Rajesh Mehra

Keywords

Related Articles

Sketch Recognition using Domain Classification

  Conceptualizing away the sketch processing details in a user interface will enable general users and domain experts to create more complex sketches. There are many domains for which sketch recognition systems...

Students’ Perceptions of the Effectiveness of Discussion Boards: What can we get from our students for a freebie point

 In this paper, we investigate how the students think of their experience in a junior (300 level) computer science course that uses blackboard as the underlying course management system. Blackboard’s discussion boar...

TSAN: Backbone Network Architecture for Smart Grid of P.R China

Network architecture of any real-time system must be robust enough to absorb several network failures and still work smoothly. Smart Grid Network is one of those big networks that should be considered and designed carefu...

Self-Protection against Insider Threats in DBMS through Policies Implementation

In today’s world, information security of an organization has become a major challenge as well as a critical business issue. Managing and mitigating these internal or external security related issues, organizations hire...

A Crypto-Steganography: A Survey

The two important aspects of security that deal with transmitting information or data over some medium like Internet are steganography and cryptography. Steganography deals with hiding the presence of a message and crypt...

Download PDF file
  • EP ID EP92872
  • DOI -
  • Views 88
  • Downloads 0

How To Cite

Pushpa Saini, Rajesh Mehra (2012). A Novel Technique for Glitch and Leakage Power Reduction in CMOS VLSI Circuits. International Journal of Advanced Computer Science & Applications, 3(10), 161-168. https://europub.co.uk/articles/-A-92872