A Reconfigurable Less Power Asynchronous FPGA Design with Power Gating and Level encoding dual rail technique

Abstract

The implementation of a low power logic based asynchronous circuit with the help of power gated logic. In asynchronous power gated logic (APL) circuit, each pipeline stage was incorporated with efficient charge recovery logic (ECRL) gate; handshake controller and partial charge reuse (PCR) mechanism. The main objective was, to provide a new lower power solutions using power gating (PG) for very large scale integration (VLSI) designers. ECRL have the simplest structure and high energy efficiency which was used to implement the functional blocks of APL circuit. PG adopts two approaches, fine grain and coarse grain approach. The circuit based asynchronous with fine grain approach is called asynchronous fine grain power gated logic (AFPL) circuit and coarse grain approach is said to be asynchronous coarse grain power gated logic (ACPL) circuit. In the PCR mechanism, part of the charge on the output node of an ECRL gate was reused to charge the output node of another ECRL gate. This help to reducing the energy dissipation. Therefore, leakage power reduction should begin with power gated logic and PCR mechanism. To mitigate the area overhead of the AFPL circuit, coarse grain power gating technique have been developed.

Authors and Affiliations

Mr. K. Raghuram M. Tech. (Ph. D)| Assoc. Prof. , Dept. Of ECE, Pragati Engineering College, JNTUK, India, raghuram_kantipudi@hotmail.com, Ms. Dhana Lakshmi Yarkareddy| PG Scholar, Dept. Of ECE, Pragati Engineering College, JNTUK, India, lakshmibtech21@gmail.com

Keywords

Related Articles

A Grid Level High Power Back To Back System Using Modular Multilevel Cascade Converter Without Dc Link Capacitor

In this paper a fuzzy logic controller have been designed for back-to back (BTB) system unifying two modular multilevel cascade converters (MMCCs). Based on double-star chopper cells BTB system designed. The two DSCC...

Challenges and Issues of Data Security in Cloud Computing

Cloud computing is still in its infancy in spite of gaining tremendous momentum recently, high security is one of the major obstacles for opening up the new era of the long dreamed vision of computing as a utility. A...

Fuzzy logic controller based DC-Link Voltage Self-Balance Method for Multilevel Converter with less Number of Voltage Sensors

In many inverters, Voltage balance of dclink capacitors is very important for applications of a cascade multilevel converter or a modular multilevel converter. In this paper, a novel diode-clamped modular multilevel c...

Opinion Analyzer over the Web

Opinion Analyzer over the Web is a phenomena for calculating opinion strength or attitude related to the discussion undergoing topic. It recognize and drew out related information in source materials, which, in our da...

A Graph theory algorithmic approach to data clustering and its Application

Clustering is the unproven classification of data items, into groups known as clusters. The clustering problem has been discussed in many area of research in many disciplines; this reflects its huge usefulness in the...

Download PDF file
  • EP ID EP16368
  • DOI -
  • Views 281
  • Downloads 12

How To Cite

Mr. K. Raghuram M. Tech. (Ph. D), Ms. Dhana Lakshmi Yarkareddy (2014). A Reconfigurable Less Power Asynchronous FPGA Design with Power Gating and Level encoding dual rail technique. International Journal of Science Engineering and Advance Technology, 2(11), 666-668. https://europub.co.uk/articles/-A-16368