A Reconfigurable Less Power Asynchronous FPGA Design with Power Gating and Level encoding dual rail technique

Abstract

The implementation of a low power logic based asynchronous circuit with the help of power gated logic. In asynchronous power gated logic (APL) circuit, each pipeline stage was incorporated with efficient charge recovery logic (ECRL) gate; handshake controller and partial charge reuse (PCR) mechanism. The main objective was, to provide a new lower power solutions using power gating (PG) for very large scale integration (VLSI) designers. ECRL have the simplest structure and high energy efficiency which was used to implement the functional blocks of APL circuit. PG adopts two approaches, fine grain and coarse grain approach. The circuit based asynchronous with fine grain approach is called asynchronous fine grain power gated logic (AFPL) circuit and coarse grain approach is said to be asynchronous coarse grain power gated logic (ACPL) circuit. In the PCR mechanism, part of the charge on the output node of an ECRL gate was reused to charge the output node of another ECRL gate. This help to reducing the energy dissipation. Therefore, leakage power reduction should begin with power gated logic and PCR mechanism. To mitigate the area overhead of the AFPL circuit, coarse grain power gating technique have been developed.

Authors and Affiliations

Mr. K. Raghuram M. Tech. (Ph. D)| Assoc. Prof. , Dept. Of ECE, Pragati Engineering College, JNTUK, India, raghuram_kantipudi@hotmail.com, Ms. Dhana Lakshmi Yarkareddy| PG Scholar, Dept. Of ECE, Pragati Engineering College, JNTUK, India, lakshmibtech21@gmail.com

Keywords

Related Articles

A New MMC Converter With Fault Blocking Capability for HVDC Interconnects

This work proposes a modular multilevel dc/dc converter, named the DC-MMC, that can be conveyed to interconnect HVDC systems of various or comparable voltage levels. Its key elements include: 1) bidirectional power s...

A software fault prediction is a demonstrated strategy in accomplishing high software unwavering quality. Prediction of fault-inclined modules gives one approach to help software quality designing through enhanced bo...

Balancing the Computation-Intensive Function and User Privacy Disclosure at Different Security Levels

We propose a structure for protection safeguarding outsourced utilitarian calculation crosswise over substantial scale numerous encoded areas, which we allude to as POFD. With POFD, a client can get the yield of a ca...

Distributed File System Supporting Parallel Access To Multiple Storage Devices

Our audit of the current Kerberos-based protocol demonstrates that it has various impediments: (i) a metadata server encouraging key trade between the customers and the storage devices has substantial workload that l...

Design Development and Analysis Of Two Wheeler Eco Friendly Plastic Carburetor With Rapid Prototyping

The design development and analysis of carburetor has been carry out by applying structural and thermal loads. The present work particularly deals with the drafting and designing of carburetor using plastic materials...

Download PDF file
  • EP ID EP16368
  • DOI -
  • Views 310
  • Downloads 12

How To Cite

Mr. K. Raghuram M. Tech. (Ph. D), Ms. Dhana Lakshmi Yarkareddy (2014). A Reconfigurable Less Power Asynchronous FPGA Design with Power Gating and Level encoding dual rail technique. International Journal of Science Engineering and Advance Technology, 2(11), 666-668. https://europub.co.uk/articles/-A-16368