A Reconfigurable Less Power Asynchronous FPGA Design with Power Gating and Level encoding dual rail technique

Abstract

The implementation of a low power logic based asynchronous circuit with the help of power gated logic. In asynchronous power gated logic (APL) circuit, each pipeline stage was incorporated with efficient charge recovery logic (ECRL) gate; handshake controller and partial charge reuse (PCR) mechanism. The main objective was, to provide a new lower power solutions using power gating (PG) for very large scale integration (VLSI) designers. ECRL have the simplest structure and high energy efficiency which was used to implement the functional blocks of APL circuit. PG adopts two approaches, fine grain and coarse grain approach. The circuit based asynchronous with fine grain approach is called asynchronous fine grain power gated logic (AFPL) circuit and coarse grain approach is said to be asynchronous coarse grain power gated logic (ACPL) circuit. In the PCR mechanism, part of the charge on the output node of an ECRL gate was reused to charge the output node of another ECRL gate. This help to reducing the energy dissipation. Therefore, leakage power reduction should begin with power gated logic and PCR mechanism. To mitigate the area overhead of the AFPL circuit, coarse grain power gating technique have been developed.

Authors and Affiliations

Mr. K. Raghuram M. Tech. (Ph. D)| Assoc. Prof. , Dept. Of ECE, Pragati Engineering College, JNTUK, India, raghuram_kantipudi@hotmail.com, Ms. Dhana Lakshmi Yarkareddy| PG Scholar, Dept. Of ECE, Pragati Engineering College, JNTUK, India, lakshmibtech21@gmail.com

Keywords

Related Articles

Habitual Test Packet Generation And Fault Localization

Networks are getting larger and more complex, yet administrators rely on rudimentary tools such as and to debug problems. We propose an automated and systematic approach for testing and debugging networks called “A...

Recognition of characters in document images using morphological operation

In this paper, we deal with the problem of document image rectification from image captured by digital cameras. The improvement on the resolution of digital camera sensors has brought more and more applications for n...

Verification Of Scalable Distributed Service Integrity For SoftwareAs-A-Service Clouds

Cloud is providing 3 types of services IaaS, PaaS and SaaS. Software as a Service (SaaS) is a software distribution model in which applications are hosted by a vendor or service provider and made available to customer...

Design and implementation of Traffic Flow based Street Light Control System with effective utilization of solar energy

Street Light Control System which operates automatically is not only easiest but also the intelligent system. This system can be set to operate in automatic mode, which regulates the streetlight according to detectio...

Performance Analysis of Wavelet Packet Based SPHIT Algorithm

The necessity in image compression continuously grows during the last decade. An image compression algorithm based on wavelet packet transform is introduced. This paper introduces an implementation of wavelet packet...

Download PDF file
  • EP ID EP16368
  • DOI -
  • Views 317
  • Downloads 12

How To Cite

Mr. K. Raghuram M. Tech. (Ph. D), Ms. Dhana Lakshmi Yarkareddy (2014). A Reconfigurable Less Power Asynchronous FPGA Design with Power Gating and Level encoding dual rail technique. International Journal of Science Engineering and Advance Technology, 2(11), 666-668. https://europub.co.uk/articles/-A-16368