A Simplified Space -Vector Pwm For Three Level Inverters Applied To Passive And Motor Load
Journal Title: International Journal of Science Engineering and Advance Technology - Year 2014, Vol 2, Issue 8
Abstract
Increase in renewable energy resources like solar , fuel cells had created a need for inverters which can work on higher operating voltages efficiently Advances in power electronics technology allowed the vide investigation of multilevel converters that provide high safety voltages ,less harmonic components ,utilization of more input voltage and flexibility in switching the legs compared to the two-level structures .and digital implementation is also very easy .In multilevel inverters space vector modulation (SVPWM) has become the most popular technique for three phase voltage source converters for the control of ac/dc drives and Flexible ac transmission application(FACT) controllers. In this paper a simplified SVPWM is being implemented . SVPWM for more than two levels is difficult because for them no. Of switching states is very high. In simplified SVPWM timing calculation is required for only one sector and therefore calculations are tremendously reduced and the same could be applied to different types of multilevel inverters like flying capacitor and cascaded h bridge. By using simplified SVPWM a passive RL load and motor load are being simulated in the MATLAB/SIMULINK.
Authors and Affiliations
ABHINAV DUSARI| P.G. scholar, Dept of EEE Trr college of Engineering & Technology Patancheru, Telangana, India, T BHARGAV RAM| Associate professor Trr college of Engineering & Technology Patancheru, Telangana, India
Keywords
Related Articles
- EP ID EP16294
- DOI -
- Views 379
- Downloads 21
Efficient IP Trace back Mechanism for Identifying IP Spoofers
is well known that aggressors or spoofers may utilize fake source IP address to hide their genuine areas from victims. So, to catch these spoofers a number of techniques for tracing IP address have been proposed .But...
Urdhva Tiryagbhyam Sutra Multiplier Based 32-Bit MAC Design
The Vedic Multiplier and the Reversible Logic Gates has Designed and actualized in the increase and Accumulate Unit (MAC) and that is appeared in this paper. A Vedic multiplier is composed by utilizing Urdhava Triyag...
Damping Power System Oscillations Controlled By Using STATCOM
This paper manages the plan of a versatile power oscillation damping (POD) controller for a static synchronous compensator (STATCOM) outfitted with vitality stockpiling. This is accomplished utilizing a flag estimati...
Formulating Heat Transfer Across The Head-Media Interface- HAMR
All past thermal demonstrating on warmth trade between hard disk drive (HDD) head and media regarded media as a warmth sink with uniform encompassing temperature. However in warmth helped attractive recording (HAMR)...
Area reduction in CSLA with efficient delay management
Adders play a key role in the arithmetic processors. There are many ways to design an adder. The major disadvantage of digital adders are that its speed is limited due to delay occurred in carry propagation. Carry se...