A Static Time Analysis of 1-bit to 32-page SCA architecture for Logic Test
Journal Title: International Journal of Science Engineering and Advance Technology - Year 2013, Vol 1, Issue 7
Abstract
This research proposes the Static Time Analysis of 32 page Single cycle access (SCA) architecture for Logic test. The timing analysis of each and very path of Logic test are observed that is setup and hold timings are calculated. It also eliminates the peak power consumption problem of conventional shift-based scan chains and reduces the activity during shift and capture cycles using ClockGating technique. This leads to more realistic circuit behavior during at-speed tests. It enables the complete test to run at much higher frequencies equal or close to the one in functional mode. It will be shown, that a lesser number of test cycles can be achieved compared to other published solutions. The test cycle per net based on a simple test pattern generator algorithm without test pattern compression is below 1 for larger designs and is independent of the design size. The structure allows an additional onchip debugging signal visibility for each register. The method is backward compatible to full scan designs and existing test pattern generators and simulators can be used with a minor enhancement. It is shown how to combine the proposed solution with built-in self-test (BIST) and massive parallel scan chains. The results are observed on Xilinx XC3s1600e-5fgg484
Authors and Affiliations
K. Surya Kumari| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem, Sneha. M. Joseph| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem, V. N. M. Brahmanandam. K| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem
Keywords
Related Articles
- EP ID EP16239
- DOI -
- Views 395
- Downloads 19
An Innovative Self-assurance Methodology for Challenging AI Problems in graphical passwords
Numerous security primitives depend on hard numerical issues. Utilizing hard AI issues for security is rising as an energizing new worldview, however has been under-investigated. In this paper, we show another securi...
Ergonomic Evaluation of Workstations in an IT Industry
In the Information Technology (IT) industry an individual spends most of time in front of their computers working for more than 7 to 8 hours per day. This continuous sitting in the same postures has been the reason for...
Bilinear Pairings Technique on Concrete ID-PUIC Protocol
We propose a novel intermediary arranged information transferring and remote information uprightness checking model in identity-based public key cryptography: IDPUIC (identity-based proxy-oriented data uploading and...
Ensuring The Integrity And Non-Transferability Of The Stp Proofs
We exhibit the Spatial-Temporal provenance Assurance with Mutual Proofs (STAMP) plot.STAMP is intended for specially ad-hoc mobile clients producing area proofs for each other in a disseminated setting. In any case,...
An Ontology- Based Multi-Document Summarization in Apocalypse Management
With the problem of extended information resources and the remarkable evaluate of data removal, the require of having automated summarization techniques revealed up. As summarization is needed the most at present searc...