A Static Time Analysis of 1-bit to 32-page SCA architecture for Logic Test

Abstract

This research proposes the Static Time Analysis of 32 page Single cycle access (SCA) architecture for Logic test. The timing analysis of each and very path of Logic test are observed that is setup and hold timings are calculated. It also eliminates the peak power consumption problem of conventional shift-based scan chains and reduces the activity during shift and capture cycles using ClockGating technique. This leads to more realistic circuit behavior during at-speed tests. It enables the complete test to run at much higher frequencies equal or close to the one in functional mode. It will be shown, that a lesser number of test cycles can be achieved compared to other published solutions. The test cycle per net based on a simple test pattern generator algorithm without test pattern compression is below 1 for larger designs and is independent of the design size. The structure allows an additional onchip debugging signal visibility for each register. The method is backward compatible to full scan designs and existing test pattern generators and simulators can be used with a minor enhancement. It is shown how to combine the proposed solution with built-in self-test (BIST) and massive parallel scan chains. The results are observed on Xilinx XC3s1600e-5fgg484

Authors and Affiliations

K. Surya Kumari| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem, Sneha. M. Joseph| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem, V. N. M. Brahmanandam. K| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem

Keywords

Related Articles

A proficient document chain of importance characteristic based encryption plot is proposed in distributed computing. The layered access structures are coordinated into a solitary access structure, and after that, the...

Experimental Investigation of Ice Accretion Effect On NACA 0018 Airfoil

Accretion of ice on aircraft wing is one of the most significant hazards to the safe and efficient operation of aircraft as it can reduce aircraft performance in a number of ways. Ice particles adhere to the wing sur...

Effect of nano particles on air conditioning compressor performance

Nano particles are found to attract the attention in the recent years due to their diverse uses. Addition of metal or non-metal oxides to a base fluid leads to a different working fluid called NANO FLUID. Addition of...

Parenting is the multitasked skill where no parent can tell out that he/she is undeniable in parenting. Now and again guardians feel that parenting is the most troublesome undertaking that they involvement in life. G...

E-medicinal services frameworks are ever trendier, a lot of private information for restorative standard is involved, and people begin to value that they would totally lose sort out over their individual data once it...

Download PDF file
  • EP ID EP16239
  • DOI -
  • Views 417
  • Downloads 19

How To Cite

K. Surya Kumari, Sneha. M. Joseph, V. N. M. Brahmanandam. K (2013). A Static Time Analysis of 1-bit to 32-page SCA architecture for Logic Test. International Journal of Science Engineering and Advance Technology, 1(7), 196-202. https://europub.co.uk/articles/-A-16239