A Static Time Analysis of 1-bit to 32-page SCA architecture for Logic Test

Abstract

This research proposes the Static Time Analysis of 32 page Single cycle access (SCA) architecture for Logic test. The timing analysis of each and very path of Logic test are observed that is setup and hold timings are calculated. It also eliminates the peak power consumption problem of conventional shift-based scan chains and reduces the activity during shift and capture cycles using ClockGating technique. This leads to more realistic circuit behavior during at-speed tests. It enables the complete test to run at much higher frequencies equal or close to the one in functional mode. It will be shown, that a lesser number of test cycles can be achieved compared to other published solutions. The test cycle per net based on a simple test pattern generator algorithm without test pattern compression is below 1 for larger designs and is independent of the design size. The structure allows an additional onchip debugging signal visibility for each register. The method is backward compatible to full scan designs and existing test pattern generators and simulators can be used with a minor enhancement. It is shown how to combine the proposed solution with built-in self-test (BIST) and massive parallel scan chains. The results are observed on Xilinx XC3s1600e-5fgg484

Authors and Affiliations

K. Surya Kumari| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem, Sneha. M. Joseph| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem, V. N. M. Brahmanandam. K| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem

Keywords

Related Articles

Eco-Physiological Studies On Fox Sagar Lake With Reference To Water Quality

The present paper deals with the ecological studies on Fox Sagar lake with reference to pollution. For this purpose both physicochemical and biological parameters were analysed. Fox Sagar lake is famous for its natura...

Dynamic Data Security Assurance In Cloud Computing

Dynamic data security assurance very difficult task in cloud worlds. In general we are using meta clouds for secure communication with secrecy of data management on clouds. But clouds are having heavy difficulties wi...

A Study on properties of Coconut Oil and shells, an alternative to Regular Aggregate in Concrete

"Sustainable" is being to a great degree fundamental around the globe. The example goes past the demonstration of configuration and construction, since the recognition with the present people is a critical variable f...

Structural and Thermal Analysis of Disc Brake With and Without Cross Drilled Rotor

The disc brake is a device for slowing or stopping the rotation of a wheel. A brake disc (or rotor), usually made of cast iron or ceramic composites (including carbon, Kevlar and silica), is connected to the wheel an...

A New Efficient Approach for Melioration of Power Quality in Grid Interfacing with PV/Battery Hybrid System

This paper proposes grid integration of solar (PV)/Battery hybrid energy conversion system with (i) multi-functional features of micro grid-side bidirectional voltage source converter (μG-VSC) (ii) tight voltage reg...

Download PDF file
  • EP ID EP16239
  • DOI -
  • Views 403
  • Downloads 19

How To Cite

K. Surya Kumari, Sneha. M. Joseph, V. N. M. Brahmanandam. K (2013). A Static Time Analysis of 1-bit to 32-page SCA architecture for Logic Test. International Journal of Science Engineering and Advance Technology, 1(7), 196-202. https://europub.co.uk/articles/-A-16239