A Static Time Analysis of 1-bit to 32-page SCA architecture for Logic Test
Journal Title: International Journal of Science Engineering and Advance Technology - Year 2013, Vol 1, Issue 7
Abstract
This research proposes the Static Time Analysis of 32 page Single cycle access (SCA) architecture for Logic test. The timing analysis of each and very path of Logic test are observed that is setup and hold timings are calculated. It also eliminates the peak power consumption problem of conventional shift-based scan chains and reduces the activity during shift and capture cycles using ClockGating technique. This leads to more realistic circuit behavior during at-speed tests. It enables the complete test to run at much higher frequencies equal or close to the one in functional mode. It will be shown, that a lesser number of test cycles can be achieved compared to other published solutions. The test cycle per net based on a simple test pattern generator algorithm without test pattern compression is below 1 for larger designs and is independent of the design size. The structure allows an additional onchip debugging signal visibility for each register. The method is backward compatible to full scan designs and existing test pattern generators and simulators can be used with a minor enhancement. It is shown how to combine the proposed solution with built-in self-test (BIST) and massive parallel scan chains. The results are observed on Xilinx XC3s1600e-5fgg484
Authors and Affiliations
K. Surya Kumari| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem, Sneha. M. Joseph| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem, V. N. M. Brahmanandam. K| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem
Study on Remote File Attacking – Inclusion & Detection
Presently applications of web are increasing exponentially. We are almost totally dependent on Internet and associated technologies. Huge applications in all walk of lives are inviting attacks on them. Their usage are...
Design And Implementation of Modular Multilevel Inverter With Reduced Number Of Components
In this paper, utilizing H-connect topology a general course multilevel inverter for the execution of 49th level inverter and another calculation in producing all voltage levels for a 49th level with less number of dc...
A Unified Control Startergy For Three Phase Inverter In Dg
This paper presents a neutral point clamped technique based three-phase inverter with grid connected system that operates in both islanded and grid-tied modes. This paper presents the detailed analysis and the parame...
A Modified Gradient Boosting Trees Methods To Transform Social Networking Features Into Embeddings
We propose a novel answer for cross-webpage cool start item suggestion, which expects to prescribe items from online business sites to clients at long range informal communication destinations in "frosty begin" circu...
Effect of nano particles on air conditioning compressor performance
Nano particles are found to attract the attention in the recent years due to their diverse uses. Addition of metal or non-metal oxides to a base fluid leads to a different working fluid called NANO FLUID. Addition of...