A Static Time Analysis of 1-bit to 32-page SCA architecture for Logic Test

Abstract

This research proposes the Static Time Analysis of 32 page Single cycle access (SCA) architecture for Logic test. The timing analysis of each and very path of Logic test are observed that is setup and hold timings are calculated. It also eliminates the peak power consumption problem of conventional shift-based scan chains and reduces the activity during shift and capture cycles using ClockGating technique. This leads to more realistic circuit behavior during at-speed tests. It enables the complete test to run at much higher frequencies equal or close to the one in functional mode. It will be shown, that a lesser number of test cycles can be achieved compared to other published solutions. The test cycle per net based on a simple test pattern generator algorithm without test pattern compression is below 1 for larger designs and is independent of the design size. The structure allows an additional onchip debugging signal visibility for each register. The method is backward compatible to full scan designs and existing test pattern generators and simulators can be used with a minor enhancement. It is shown how to combine the proposed solution with built-in self-test (BIST) and massive parallel scan chains. The results are observed on Xilinx XC3s1600e-5fgg484

Authors and Affiliations

K. Surya Kumari| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem, Sneha. M. Joseph| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem, V. N. M. Brahmanandam. K| Asst.Prof, Dept of ECE, M Tech Scholar,Asst.Prof, Dept of ECE Pragati Engg College, Surampalem

Keywords

Related Articles

Self adaptive controlling mechanism to optimize the efficiency of network implementing Routing –as-a-Service

In today's Internet, clients can pick their neighborhood Internet specialist co-ops (ISPs), yet once their bundles have entered the system, they have little control over the general courses their parcels take. It give...

Doubly Fed Induction Generator Based Wind Energy Conversion Systems

Doubly Fed Induction Generator for Wind Energy Conversion Systems manages the operation of doubly fed induction generator (DFIG) with an incorporated dynamic channel abilities utilizing lattice side converter (GSC)....

An Algorithm Of Anonymous Id Assignment For Secure Data Sharing On A Network

Existing and new algorithms for assigning anonymous IDs are scrutinized with respect to tradeoffs among communication and computational requirements. An algorithm for distributed solution of certain polynomials over l...

Water Pumping Arrangement for Solar PV ImpartialUtilizing PMSM Drive

This paper assesses courses in which they can be made productive. The part of productivity principles in accomplishing this objective and the propriety of existing measures is assessed. With the constant diminishing...

A Performance Analysis of Face Recognition Based on Artificial Neural Network

Face recognition is bearing in mind and recognizing a face of individual, like a visual pattern recognition that enables the system to verify or identify individual faces that is taken from imaging system. In this pa...

Download PDF file
  • EP ID EP16239
  • DOI -
  • Views 460
  • Downloads 19

How To Cite

K. Surya Kumari, Sneha. M. Joseph, V. N. M. Brahmanandam. K (2013). A Static Time Analysis of 1-bit to 32-page SCA architecture for Logic Test. International Journal of Science Engineering and Advance Technology, 1(7), 196-202. https://europub.co.uk/articles/-A-16239