A Substrate Biased Full Adder Circuit

Abstract

With the recent advances in the VLSI design and technology, the challenge in the design complexity of IC has grown. One of the major challenges is to design logic with power minimization. This is due to two reasons; one is the long battery backup for mobile and portable devices and second is due to increase in number of transistors packed in a single chip which will lead to reliability problems. As addition is one of the indispensible operations in digital system we selected the basic full adder and the substrate biased full adder. The design criterion of a full adder is usually multi – fold. In this paper we did a comparative study based on the number of transistor used. The circuits are simulated in a famous EDA tool ORCAD. The results show that there is a considerable reduction in transistor count with respect to substrate biasing. In future these adders can be developed into an enhanced ALU with added features.

Authors and Affiliations

C. Saravanakumar

Keywords

Related Articles

Effect of Organophosphate Pesticides Dichlorvos on Excretory Function of the Channel Cat Fish, Heteropneustes Fossilis (Bloch)

After the ban on Organochlorine pesticide during 1970s, organophosphate pesticide was introduced in the agricultural practices owing to its rapid biodegradability and less persistence properties in nature. Present inves...

An Efficient Way of Broadcasting Response Message to Help Demanding Vehicle in VANET

VANET is very demanding area of research in these days. In this paper, we identify that when an emergency condition occurred at any location on the road, then emergency support take time to reach emergency location due...

Newsreader Application for Blind People using Text to Speech Synthesis

Newspapers are the source of news and Information and more over it’s a window to the outside World unfortunately some of us need others help to gain the knowledge. Multilingual Newspaper Reading System is a system which...

Social Engineering

There are several techniques available to a hacker for breaching the Information Security defenses of an organization. The human approach often termed ‘Social Engineering’ and is probably the most difficult one to be de...

Design of Trust Aware Routing Framework

The multi-hop routing in wireless sensor networks (WSNs) offers little protection against identity deception through replaying routing information. An adversary can exploit this defect to launch various harmful or even...

Download PDF file
  • EP ID EP19894
  • DOI -
  • Views 277
  • Downloads 5

How To Cite

C. Saravanakumar (2015). A Substrate Biased Full Adder Circuit. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(3), -. https://europub.co.uk/articles/-A-19894