A Substrate Biased Full Adder Circuit

Abstract

With the recent advances in the VLSI design and technology, the challenge in the design complexity of IC has grown. One of the major challenges is to design logic with power minimization. This is due to two reasons; one is the long battery backup for mobile and portable devices and second is due to increase in number of transistors packed in a single chip which will lead to reliability problems. As addition is one of the indispensible operations in digital system we selected the basic full adder and the substrate biased full adder. The design criterion of a full adder is usually multi – fold. In this paper we did a comparative study based on the number of transistor used. The circuits are simulated in a famous EDA tool ORCAD. The results show that there is a considerable reduction in transistor count with respect to substrate biasing. In future these adders can be developed into an enhanced ALU with added features.

Authors and Affiliations

C. Saravanakumar

Keywords

Related Articles

An Intelligent System For Intrusion Detection By Svm And Ant Colony Using Neural Network

Intrusion detection systems in wireless, mobile ad hoc and sensor networks are determined greatly by classification argued in the previous chapter. Although, in contrast with wired networks, it is required to be noted i...

Identification of Stargardt Disease by Comparing with the Healthy Eye

Stargardt’s disease / Fundus Flavimaculatus (STGD/FF) is a yellow-white spot forms on the outer layer of retina. Which affects RPE Cells (Retinal Pigment Epithelium). Photoreceptor digesion-when light falls on photorece...

Modification for Ductile Detailing of Beam Column Joints

Earthquake resistant buildings are necessary to reduce the damage caused to structures during devastating earthquakes. One of the characteristics of earthquake resistant buildings is having an adequate design on the bea...

Data Mining Challenges With Big Data

Data analysis is a clear bottleneck in many applications, both due to lack of scalability of the underlying algorithms and due to the complexity of the data that needs to be analyzed. The value of data explodes when it...

IoT based Smart Home automation with security surveillance

The home automation systems have seen large scale transformation in recent years, beginning from panic switches to send fixed messages to specified recipients during emergency, remote controlled switches for machines, s...

Download PDF file
  • EP ID EP19894
  • DOI -
  • Views 280
  • Downloads 5

How To Cite

C. Saravanakumar (2015). A Substrate Biased Full Adder Circuit. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(3), -. https://europub.co.uk/articles/-A-19894