A Survey of System Level Power Management Schemes in the Dark-Silicon Era for Many-Core Architectures

Abstract

Power consumption in Complementary Metal Oxide Semiconductor (CMOS) technology has escalated to a point that only a fractional part of many-core chips can be powered-on at a time. Fortunately, this fraction can be increased at the expense of performance through the dark-silicon solution. However, with many-core integration set to be heading towards its thousands, power consumption and temperature increases per time, meaning the number of active nodes must be reduced drastically. Therefore, optimized techniques are demanded for continuous advancement in technology. Existing efforts try to overcome this challenge by activating nodes from different parts of the chip at the expense of communication latency. Other efforts on the other hand employ run-time power management techniques to manage the power performance of the cores trading-off performance for power. We found out that, for a significant amount of power to saved and high temperature to be avoided, focus should be on reducing the power consumption of all the on-chip components. Especially, the memory hierarchy and the interconnect. Power consumption can be minimized by, reducing the size of high leakage power dissipating elements, turning-off idle resources and integrating power saving materials.

Authors and Affiliations

Emmannuel Ofori-Attah, Xiaohang Wang, Michael Opoku Agyeman

Keywords

Related Articles

A networkless data exchange and control mechanism for virtual testbed devices

Virtualization has become a key component of network testbeds. However, transmitting data or commands to the test nodes is still either a complicated task or makes use of the nodes' network interfaces, which may interfer...

Distributed Optimization Framework for Industry 4.0 Automated Warehouses

Robotic automation is being increasingly proselytized in the industrial and manufacturing sectors to increase production efficiency. Typically, complex industrial tasks cannot be satisfied by individual robots, rather co...

An energy-efficient framework for multimedia data routing in Internet of Things (IoTs)

The Internet of Things (IoTs) is an integrated network including physical devices, mobile robots, cameras, sensors, vehicles, etc. There are many items embedded with electronics, software to support a lot of applications...

Parallel Simulation of Queueing Petri Nets

Queueing Petri Nets (QPNs) are a powerful formalism to model the performance of software systems. Such models can be solved using analytical or simulation techniques. Analytical techniques suffer from scalability issues,...

Towards Data-Driven On-Demand Transport

On-demand transport has been disrupted by Uber and other providers, which are challenging the traditional approach adopted by taxi services. Instead of using fixed passenger pricing and driver payments, there is now the...

Download PDF file
  • EP ID EP46086
  • DOI http://dx.doi.org/10.4108/eai.19-9-2018.155569
  • Views 354
  • Downloads 0

How To Cite

Emmannuel Ofori-Attah, Xiaohang Wang, Michael Opoku Agyeman (2018). A Survey of System Level Power Management Schemes in the Dark-Silicon Era for Many-Core Architectures. EAI Endorsed Transactions on Industrial Networks and Intelligent Systems, 5(15), -. https://europub.co.uk/articles/-A-46086