A Survey of System Level Power Management Schemes in the Dark-Silicon Era for Many-Core Architectures


Power consumption in Complementary Metal Oxide Semiconductor (CMOS) technology has escalated to a point that only a fractional part of many-core chips can be powered-on at a time. Fortunately, this fraction can be increased at the expense of performance through the dark-silicon solution. However, with many-core integration set to be heading towards its thousands, power consumption and temperature increases per time, meaning the number of active nodes must be reduced drastically. Therefore, optimized techniques are demanded for continuous advancement in technology. Existing efforts try to overcome this challenge by activating nodes from different parts of the chip at the expense of communication latency. Other efforts on the other hand employ run-time power management techniques to manage the power performance of the cores trading-off performance for power. We found out that, for a significant amount of power to saved and high temperature to be avoided, focus should be on reducing the power consumption of all the on-chip components. Especially, the memory hierarchy and the interconnect. Power consumption can be minimized by, reducing the size of high leakage power dissipating elements, turning-off idle resources and integrating power saving materials.

Authors and Affiliations

Emmannuel Ofori-Attah, Xiaohang Wang, Michael Opoku Agyeman


Related Articles

Ant Colony Optimization Based Model Checking Extended by Smell-like Pheromone

Model Checking is a technique for automatically checking the model representing software or hardware about whether they satisfy the corresponding specifications. Traditionally, the model checking uses deterministic algor...

Uplink Performance of Cell-Free Massive MIMO with Access Point Selections

Cell-free massive multiple-input multiple-output (MIMO), in which a massive number of access points (APs) distributed over a large area serve a smaller number of users in the same time and frequency resources, inherits a...

Design of public safety network and emergency alarm for smart trade centre

In the trade centre, there are always unannounced emergencies that need to be addressed to maintain order. Therefore, a smart system is required to detect threats and deal with them. In this paper, we propose a secure ne...

Scalable SOCP-based localization technique for wireless sensor network

Node localization is one of the essential requirements to most applications of wireless sensor networks. This paper presents a detailed implementation of a centralized localization technique for WSNs based on Second Orde...

Tele-Monitoring the Battery of an Electric Vehicle

Nowadays, transportation is one of the main air pollution sources and has a significant impact on human health and environmental quality. The electric vehicle is a zero emission vehicle powered by an electric motor with...

Download PDF file
  • EP ID EP46086
  • DOI http://dx.doi.org/10.4108/eai.19-9-2018.155569
  • Views 219
  • Downloads 0

How To Cite

Emmannuel Ofori-Attah, Xiaohang Wang, Michael Opoku Agyeman (2018). A Survey of System Level Power Management Schemes in the Dark-Silicon Era for Many-Core Architectures. EAI Endorsed Transactions on Industrial Networks and Intelligent Systems, 5(15), -. https://europub.co.uk/articles/-A-46086