A Survey of System Level Power Management Schemes in the Dark-Silicon Era for Many-Core Architectures

Abstract

Power consumption in Complementary Metal Oxide Semiconductor (CMOS) technology has escalated to a point that only a fractional part of many-core chips can be powered-on at a time. Fortunately, this fraction can be increased at the expense of performance through the dark-silicon solution. However, with many-core integration set to be heading towards its thousands, power consumption and temperature increases per time, meaning the number of active nodes must be reduced drastically. Therefore, optimized techniques are demanded for continuous advancement in technology. Existing efforts try to overcome this challenge by activating nodes from different parts of the chip at the expense of communication latency. Other efforts on the other hand employ run-time power management techniques to manage the power performance of the cores trading-off performance for power. We found out that, for a significant amount of power to saved and high temperature to be avoided, focus should be on reducing the power consumption of all the on-chip components. Especially, the memory hierarchy and the interconnect. Power consumption can be minimized by, reducing the size of high leakage power dissipating elements, turning-off idle resources and integrating power saving materials.

Authors and Affiliations

Emmannuel Ofori-Attah, Xiaohang Wang, Michael Opoku Agyeman

Keywords

Related Articles

Welcome message from the Editors

This special issue is dedicated to Innovations for Community Services. The issue highlights papers selected from the presentations given during the 2014 14th International Conference on Innovations for Community Serv...

Eigenvalue-based Detection Techniques Using Finite Dimensional Complex Random Matrix Theory: A Review

Detection of primary users without requiring information of signal is of great importance in spectrum sensing (SS) in Cognitive Radio. Therefore, in recent years, eigenvalue based spectrum sensing algorithms are under th...

A Review of Research on Acoustic Detection of Heat Exchanger Tube

Leakage in heat exchanger tubes can result in unreliable products and dangerous situations, which could cause great economic losses. Along with fast development of modern acoustic detection technology, using acoustic sig...

Light-weight Key Management Scheme for Active RFID Applications

Due to low-cost and its practical solution, the integration of RFID tag to the sensor node called smart RFID has become prominent solution in various fields including industrial applications. Nevertheless, the constraine...

Outage Probability of Vehicular Networks under Unreliable Backhaul

This paper presents for the first time a heterogeneous vehicular model with multiple moving small cells and a moving receiver with unreliable backhaul. In this system, a macro-base station connects to multiple moving smal...

Download PDF file
  • EP ID EP46086
  • DOI http://dx.doi.org/10.4108/eai.19-9-2018.155569
  • Views 306
  • Downloads 0

How To Cite

Emmannuel Ofori-Attah, Xiaohang Wang, Michael Opoku Agyeman (2018). A Survey of System Level Power Management Schemes in the Dark-Silicon Era for Many-Core Architectures. EAI Endorsed Transactions on Industrial Networks and Intelligent Systems, 5(15), -. https://europub.co.uk/articles/-A-46086