Advanced Low Power CMOS Design to Reduce Power Consumption in CMOS Circuit for VLSI Design

Abstract

Low power has emerged as a principal theme in today's electronic industry. Energy efficiency is one of the most critical features of modern electronic systems designed for high speed and portable applications. Reduction of power consumption makes a device more reliable and efficient. The minimum amount of power consumption was a major driving force behind the development of CMOS technologies. As a outcome, CMOS technology are best known for low power consumption devices. However, for minimizing the power consumption of system or device, simply knowing that CMOS devices may consume less power than equivalent devices from other technologies does not help much. It is important to know not only how to calculate power consumption, but also to calculate how various factors such as input voltage level, input rise time, source leakage current, Gate current, Switching power, short-circuit power, power-dissipating capacitor, and output loading affect the power requirement of a device. This paper presents an energy efficient and eco-friendly technique for overcoming power consumption in CMOS devices, focusing on calculation of power-dissipation in various components and, finally, the determination of various ways to reduce the total power consumption in a CMOS device. This technique has less power dissipation when compared to the conventional CMOS design style also the proposed technique is advantageous in many of the low power digital circuit design applications.

Authors and Affiliations

Pramoda N V

Keywords

Related Articles

Automatic Irrigation System using Recycled Water through Smart Tube

Every person needs food to survive in this world. Agriculture is main source to cultivate food crops, is mainly depends on irrigation. At present due to water crisis the agriculture production is proceeding low. The rea...

Improvement of Compressive Strength of Specified Concrete with adding Waste Red Sand Stone Powder in place of Fine Aggregate – A Review

In this paper an effort is made to present a high-tech review of papers on replacement of natural sand by red sand stone. These review paper goals to deal with the present and future trends of research on the use of red...

A Survey of VANET Based Secure Message Communication in Cluster Formation by DSRC Protocol

Vehicular Ad Hoc Networks (VANET) is kind of a special wireless ad hoc network, which has the characteristics of huge node mobility and fast topology changes. The Vehicle ad Hoc Networks may provide a large variety of s...

Image Enhancement Techniques Using Verilog HDL And Simulation on HDL Simulator

Image enhancement is the process by which the characteristics of an image can be enhanced or improved by actually working on the image. Image enhancement includes eliminating the blurredness as well as noise from the im...

Automated Radionics Device for Health-Care Solution in Global Area Networks.

This paper shows a archetype of Automatic Machine for perfect health aided solution that adjoins mobile and Internet Protocol Version 6 and approaches in a Radionics sensor network to analyze the health condition of pat...

Download PDF file
  • EP ID EP22368
  • DOI -
  • Views 220
  • Downloads 4

How To Cite

Pramoda N V (2016). Advanced Low Power CMOS Design to Reduce Power Consumption in CMOS Circuit for VLSI Design. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(7), -. https://europub.co.uk/articles/-A-22368