Algorithm for Low Power IO port Design by Using CGT

Abstract

The Clock power is a major component of microprocessor power mainly because the clock is fed to most of the circuit blocks in the processor, and the clock switches every cycle. Thus the total clock power is a substantial component of total microprocessor power dissipation. Clockgating is a well-known technique to reduce clock power. Because individual circuit usage varies within and across applications, not all the circuits are used all the time, giving rise to power reduction opportunity. By ANDing the clock with a gate-control signal, clock-gating essentially disables the clock to a circuit whenever the circuit is not used, avoiding power dissipation due to unnecessary charging and discharging of the unused circuits. Specifically, clock-gating targets the clock power consumed in pipeline latches and dynamic-CMOS-logic circuits (e.g., integer units, floatingpoint units, and word-line decoders of caches) used for speed and area advantages over static logic. Clock gating is a wellknown technique to reduce chip dynamic power. This paper propose a modified clockgating techniques based on ACG(Adaptive Clock Gating) and instruction level clock gating. The proposed clock gatingtechnique reduces not only switching activity of functional blocks in IDLE state but also dynamic power in running state. Modified ACG can automatically enable or disable the clock of the functional block. The experimental results onsome I/O port core in SoC show an average of 19.45% dynamic power reduction comparing to previous ACG technique. With the scaling of technology and the need for higher performance and more functionality, power dissipation is becoming a major bottleneck for microprocessor designs. Clock power is significant in high-performance processors.

Authors and Affiliations

Dr C. M. Jadhao

Keywords

Related Articles

Estimate US Restaurant Firm Failure: The Artificial Neural System Model Versus Logistic Regression Model

In view of recent years' financial information of US restaurant firms, this investigation created disappointment forecast models utilizing strategic relapse and artificial neural systems (ANNs). The discoveries demonstra...

A Survey on Technologies Used in Glucose Monitoring for Diabetic Patients

In the recent years, there has been a great improvement of technology in engineering as well as medical industries. Even though the technology has increased in the medical field, the patient’s waiting time in hospitals a...

A Compact 4 Port MIMO Diversified Antenna for X-Band Applications

Antennas Currently there is large scope in wireless applications due to increased scalability and mobility. Users need these technologies to improve data accessing information from anywhere along with high data speed giv...

Concept of the Antenna: A Comprehensive Review

The radio cable is the most fundamental part of a long-distance communication system. Electrical signals are converted into radio waves by radio wire, and vice versa. In order to fulfill the criteria of sign transmission...

AI Based Food Quality Recommendation System

Deep learning has been evidenced to be a cutting-edge technology for big data scrutiny with a huge figure of effective cases in image processing, speech recognition, object detection, and so on. Lately, it has also been...

Download PDF file
  • EP ID EP749402
  • DOI -
  • Views 48
  • Downloads 0

How To Cite

Dr C. M. Jadhao (2014). Algorithm for Low Power IO port Design by Using CGT. International Journal of Innovative Research in Computer Science and Technology, 2(2), -. https://europub.co.uk/articles/-A-749402