Algorithm for Low Power IO port Design by Using CGT

Abstract

The Clock power is a major component of microprocessor power mainly because the clock is fed to most of the circuit blocks in the processor, and the clock switches every cycle. Thus the total clock power is a substantial component of total microprocessor power dissipation. Clockgating is a well-known technique to reduce clock power. Because individual circuit usage varies within and across applications, not all the circuits are used all the time, giving rise to power reduction opportunity. By ANDing the clock with a gate-control signal, clock-gating essentially disables the clock to a circuit whenever the circuit is not used, avoiding power dissipation due to unnecessary charging and discharging of the unused circuits. Specifically, clock-gating targets the clock power consumed in pipeline latches and dynamic-CMOS-logic circuits (e.g., integer units, floatingpoint units, and word-line decoders of caches) used for speed and area advantages over static logic. Clock gating is a wellknown technique to reduce chip dynamic power. This paper propose a modified clockgating techniques based on ACG(Adaptive Clock Gating) and instruction level clock gating. The proposed clock gatingtechnique reduces not only switching activity of functional blocks in IDLE state but also dynamic power in running state. Modified ACG can automatically enable or disable the clock of the functional block. The experimental results onsome I/O port core in SoC show an average of 19.45% dynamic power reduction comparing to previous ACG technique. With the scaling of technology and the need for higher performance and more functionality, power dissipation is becoming a major bottleneck for microprocessor designs. Clock power is significant in high-performance processors.

Authors and Affiliations

Dr C. M. Jadhao

Keywords

Related Articles

Aerosol Optical Thickness (AOT) Assessment Using GIS & Remote Sensing

Atmospheric aerosol particles are one of the significant agents of air quality degradation. MODIS, GIS and Remote Sensing techniques have made the way of AOT assessment easiest over historic manual systems. This paper co...

A Technique Approaching for Catching User Intention with Textual and Visual Correspondence

The rapid expansion in web environment and advancement in technology have led us to access and manage enormous images easily in various fields. Present internet image search engines purely faith on keyword based informat...

Modeling Pulmonary Tuberculosis using Adaptive Neuro Fuzzy Inference System

The problem of health monitoring has been taken as it is one of the challenging problems in rural areas where people many times do not get proper treatment and are not financially sound to visit doctors in city. Tubercul...

Identification and Classification of Oral Cancer Using Convolution Neural Network

Even though it has proven challenging to achieve, computerised categorization of cell pictures into fit and aggressive cells would be a crucial tool in diagnostic procedures. It has been demonstrated that texture detecti...

Time and Motion Study of Cutting Tool Production: Process Charts and Layouts (I)

A manufacturing company should use its resources (i.e., manpower, machinery, and so on) in an efficient manner to improve productivity and minimize cost. The purpose of the present study was to recommend improvement meth...

Download PDF file
  • EP ID EP749402
  • DOI -
  • Views 62
  • Downloads 0

How To Cite

Dr C. M. Jadhao (2014). Algorithm for Low Power IO port Design by Using CGT. International Journal of Innovative Research in Computer Science and Technology, 2(2), -. https://europub.co.uk/articles/-A-749402