Algorithm for Low Power IO port Design by Using CGT

Abstract

The Clock power is a major component of microprocessor power mainly because the clock is fed to most of the circuit blocks in the processor, and the clock switches every cycle. Thus the total clock power is a substantial component of total microprocessor power dissipation. Clockgating is a well-known technique to reduce clock power. Because individual circuit usage varies within and across applications, not all the circuits are used all the time, giving rise to power reduction opportunity. By ANDing the clock with a gate-control signal, clock-gating essentially disables the clock to a circuit whenever the circuit is not used, avoiding power dissipation due to unnecessary charging and discharging of the unused circuits. Specifically, clock-gating targets the clock power consumed in pipeline latches and dynamic-CMOS-logic circuits (e.g., integer units, floatingpoint units, and word-line decoders of caches) used for speed and area advantages over static logic. Clock gating is a wellknown technique to reduce chip dynamic power. This paper propose a modified clockgating techniques based on ACG(Adaptive Clock Gating) and instruction level clock gating. The proposed clock gatingtechnique reduces not only switching activity of functional blocks in IDLE state but also dynamic power in running state. Modified ACG can automatically enable or disable the clock of the functional block. The experimental results onsome I/O port core in SoC show an average of 19.45% dynamic power reduction comparing to previous ACG technique. With the scaling of technology and the need for higher performance and more functionality, power dissipation is becoming a major bottleneck for microprocessor designs. Clock power is significant in high-performance processors.

Authors and Affiliations

Dr C. M. Jadhao

Keywords

Related Articles

Classification and Statistical Analysis of Auditory FMRI Data Using Linear Discriminative Analysis and Quadratic Discriminative Analysis

Functional magnetic resonance imaging (fMRI) has the ability to not only get insight into how human brain functions but also to study the human brain of normal and diseased subjects. One of the methods to analyze the fMR...

Snowfall Prediction Using Artificial Recurrent Neural Network (RNN)

Prediction of weather is an attempt done by meteorologists to forecast the weather conditions of an area at some time in the future that may be expected. The parameters of the climatic condition are based on the humidity...

Role and Impact of Biomedical Engineering Discipline for Developing Country Perspective

For a developing and largely populated country, it is quite difficult to solve all healthcare related issues using existing technology with affordable cost and desired precision. Moreover, to carry out biomedical researc...

Design of the Reward Packages to Motivate Employees in the Organization

Employee motivation is one of the key responsibilities of the human resources management. This article will present and analyze the basic concepts, related to staff motivation - motif, motivational process, needs, and re...

CMRepo End-to-End Automation

Performance Automation is a technique which helps in determining the performance of the system, by determining various system parameters under different workloads. This project aims at developing the framework for determ...

Download PDF file
  • EP ID EP749402
  • DOI -
  • Views 26
  • Downloads 0

How To Cite

Dr C. M. Jadhao (2014). Algorithm for Low Power IO port Design by Using CGT. International Journal of Innovative Research in Computer Science and Technology, 2(2), -. https://europub.co.uk/articles/-A-749402