Algorithm for Low Power IO port Design by Using CGT

Abstract

The Clock power is a major component of microprocessor power mainly because the clock is fed to most of the circuit blocks in the processor, and the clock switches every cycle. Thus the total clock power is a substantial component of total microprocessor power dissipation. Clockgating is a well-known technique to reduce clock power. Because individual circuit usage varies within and across applications, not all the circuits are used all the time, giving rise to power reduction opportunity. By ANDing the clock with a gate-control signal, clock-gating essentially disables the clock to a circuit whenever the circuit is not used, avoiding power dissipation due to unnecessary charging and discharging of the unused circuits. Specifically, clock-gating targets the clock power consumed in pipeline latches and dynamic-CMOS-logic circuits (e.g., integer units, floatingpoint units, and word-line decoders of caches) used for speed and area advantages over static logic. Clock gating is a wellknown technique to reduce chip dynamic power. This paper propose a modified clockgating techniques based on ACG(Adaptive Clock Gating) and instruction level clock gating. The proposed clock gatingtechnique reduces not only switching activity of functional blocks in IDLE state but also dynamic power in running state. Modified ACG can automatically enable or disable the clock of the functional block. The experimental results onsome I/O port core in SoC show an average of 19.45% dynamic power reduction comparing to previous ACG technique. With the scaling of technology and the need for higher performance and more functionality, power dissipation is becoming a major bottleneck for microprocessor designs. Clock power is significant in high-performance processors.

Authors and Affiliations

Dr C. M. Jadhao

Keywords

Related Articles

Study of Hardened Properties of Rubcrete Incorporated with SCMs (SF, FA, RHA): A Sustainable Approach

This research focuses on the production of concrete with the possible use of agricultural and industrial wastes in combined form as a replacement to OPC along with the use of waste rubber tire granules as coarse aggregat...

Ethylene Glycol: Kinetics of the Formation from Methanol–Formaldehyde Solutions

The mechanism and kinetics are developed for the initiated nonbranched-chain formation of ethylene glycol in methanol–formaldehyde solutions at formaldehyde concentrations of 0.1–3.1 mol dm–3 and temperatures of 373–473...

Assessing the Performance of an Integrated Health Information Exchange System Using Unstructured Supplementary Service Data

As budding nations gradually adopt the use of IT services to store medical records, several healthcare facilities are still unable to exchange information because of limited access to high speed internet service and high...

Density Based Traffic Signal Controller Using IoT

Every city in the world suffers from traffic congestion, which greatly disturbs the citizens. This problem is made worse by signal timing delays because modern traffic lights are not traffic condition-adaptive. An increa...

Review on Workflow Scheduling In Cloud Environment: A Comprehensive Study

For enterprise application development, cloud computing is going to new-fangled paradigm that meets the needs of today's enterprises and helps them efficiently executing workflows in business and scientific applications....

Download PDF file
  • EP ID EP749402
  • DOI -
  • Views 60
  • Downloads 0

How To Cite

Dr C. M. Jadhao (2014). Algorithm for Low Power IO port Design by Using CGT. International Journal of Innovative Research in Computer Science and Technology, 2(2), -. https://europub.co.uk/articles/-A-749402