Algorithm for Low Power IO port Design by Using CGT

Abstract

The Clock power is a major component of microprocessor power mainly because the clock is fed to most of the circuit blocks in the processor, and the clock switches every cycle. Thus the total clock power is a substantial component of total microprocessor power dissipation. Clockgating is a well-known technique to reduce clock power. Because individual circuit usage varies within and across applications, not all the circuits are used all the time, giving rise to power reduction opportunity. By ANDing the clock with a gate-control signal, clock-gating essentially disables the clock to a circuit whenever the circuit is not used, avoiding power dissipation due to unnecessary charging and discharging of the unused circuits. Specifically, clock-gating targets the clock power consumed in pipeline latches and dynamic-CMOS-logic circuits (e.g., integer units, floatingpoint units, and word-line decoders of caches) used for speed and area advantages over static logic. Clock gating is a wellknown technique to reduce chip dynamic power. This paper propose a modified clockgating techniques based on ACG(Adaptive Clock Gating) and instruction level clock gating. The proposed clock gatingtechnique reduces not only switching activity of functional blocks in IDLE state but also dynamic power in running state. Modified ACG can automatically enable or disable the clock of the functional block. The experimental results onsome I/O port core in SoC show an average of 19.45% dynamic power reduction comparing to previous ACG technique. With the scaling of technology and the need for higher performance and more functionality, power dissipation is becoming a major bottleneck for microprocessor designs. Clock power is significant in high-performance processors.

Authors and Affiliations

Dr C. M. Jadhao

Keywords

Related Articles

Efficient Battery Utilization by Offloading to Cloud based Web Services

1. Cloud Computing in Smartphone: Is offloading a better-bet? Milindkumar H. Tandel, Vijay S. Venkitachalam, Department of Electrical Engineering and Computer Science. 2. Mobile phones and cloud computing, A quantitat...

Gender-Driven Emotion Recognition System Using Speech Signals For Human Computer Intelligent Interaction

This paper proposes a peculiar and very important developing area concerns the remote monitoring of elderly or ill people. Indeed, due to the increasing aged population, Human-Computer Intelligent Interaction (HCII) syst...

A Compact 4 Port MIMO Diversified Antenna for X-Band Applications

Antennas Currently there is large scope in wireless applications due to increased scalability and mobility. Users need these technologies to improve data accessing information from anywhere along with high data speed giv...

A Review Study on Nutritional and Medicinal Importance of Lemon

For millennia, experts have paid close attention to a tiny evergreen shrub known as a lemon because it has such a magical and mystical significance. It is not only utilized as a food source, but it also has therapeutic a...

A Study on Decolorization of Industrial Effluents

Water contamination management is currently one of main focus areas of the scientific study. While colored organic molecules typically contribute just a small percentage of the influent to municipal wastewater, their hu...

Download PDF file
  • EP ID EP749402
  • DOI -
  • Views 43
  • Downloads 0

How To Cite

Dr C. M. Jadhao (2014). Algorithm for Low Power IO port Design by Using CGT. International Journal of Innovative Research in Computer Science and Technology, 2(2), -. https://europub.co.uk/articles/-A-749402