AN ADIABATIC APPROACH FOR LOW POWER FULL ADDER DESIGN

Journal Title: International Journal on Computer Science and Engineering - Year 2011, Vol 3, Issue 9

Abstract

Over the past decade, several adiabatic logic styles have been reported. This paper deals with the design of a 1-bit full adder using several adiabatic logic styles, which are derived from static CMOS logic, without a large change. The full adders are designed using 180nm technology parameters provided by predictive technology and simulated using HSPICE. The full adders designed are compared in terms of average power consumption with different values of load capacitance, temperature and input frequency. The different designs of full adder are also compared on the basis of propagation delay exhibit by them. It is found that, full adders designed with adiabatic logic styles tends to consume very low power in comparison to full adder designed with static CMOS logic. Under certain operating conditions, one of adiabatic designs of full adder achieves upto 74% power saving in comparison to the full adder designed with static CMOS logic.

Authors and Affiliations

Praveer Saxena , Prof. Dinesh Chandra , Sampath Kumar V

Keywords

Related Articles

Query Based Duplicate Data Detection on WWW

The problem of finding relevant documents has become much more prominent due to the presence of duplicate data on the WWW. This redundancy in results increases the users’ seek time to find the desired information within...

Advanced Low Energy Adaptive Clustering Hierarchy

The use of Wireless Sensor Networks (WSNs) is anticipated to bring enormous changes in data gathering, processing and dissemination for different environments and applications. However, a WSN is a power constrained syste...

Efficient Energy-Aware Cooperative Group Clustering Data Gathering Algorithm in Wireless Networks

Now days, hot topic among mobile researchers is to optimize the power consumption in every aspect of the mobile devices. The optimization can be carried out by means of some applications and communication techniques. We...

Agent Based Patient Scheduling Using Heuristic Algorithm

This paper describes about an agent based approach to patient scheduling using experience based learning. A heuristic algorithm is also used in the proposed framework. The evaluation on different learning techniques show...

A Novel Approach for English to South Dravidian Language Statistical Machine Translation System

Development of a well fledged bilingual machine translation (MT) system for any two natural languages with limited lectronic resources and tools is a challenging and demanding task. This paper presents the development o...

Download PDF file
  • EP ID EP155524
  • DOI -
  • Views 121
  • Downloads 0

How To Cite

Praveer Saxena, Prof. Dinesh Chandra, Sampath Kumar V (2011). AN ADIABATIC APPROACH FOR LOW POWER FULL ADDER DESIGN. International Journal on Computer Science and Engineering, 3(9), 3207-3221. https://europub.co.uk/articles/-A-155524