AN ADIABATIC APPROACH FOR LOW POWER FULL ADDER DESIGN

Journal Title: International Journal on Computer Science and Engineering - Year 2011, Vol 3, Issue 9

Abstract

Over the past decade, several adiabatic logic styles have been reported. This paper deals with the design of a 1-bit full adder using several adiabatic logic styles, which are derived from static CMOS logic, without a large change. The full adders are designed using 180nm technology parameters provided by predictive technology and simulated using HSPICE. The full adders designed are compared in terms of average power consumption with different values of load capacitance, temperature and input frequency. The different designs of full adder are also compared on the basis of propagation delay exhibit by them. It is found that, full adders designed with adiabatic logic styles tends to consume very low power in comparison to full adder designed with static CMOS logic. Under certain operating conditions, one of adiabatic designs of full adder achieves upto 74% power saving in comparison to the full adder designed with static CMOS logic.

Authors and Affiliations

Praveer Saxena , Prof. Dinesh Chandra , Sampath Kumar V

Keywords

Related Articles

Improved Hybrid Clustering and Distance-based Technique for Outlier Removal

Outliers detection is a task that finds objects that are dissimilar or inconsistent with respect to the remaining data. It has many uses in applications like fraud detection, network intrusion detection and clinical diag...

AN EFFICIENT APPROACH FOR EXTRACTION OF LINEAR FEATURES FROM HIGH RESOLUTION INDIAN SATELLITE IMAGERIES

This paper presents an Object oriented feature extraction pproach in order to classify the linear features like drainage, roads etc. from high resolution Indian satellite imageries. It starts with the multiresolution se...

Spectrum sensing and Spectrum shifting implementation in a Cognitive Radio based IEEE 802.22 Wireless Regional Area Network

With the technological advancement in wireless applications more effective and efficient utilization of the available spectrum became the urgent requirement. According to the IEEE 802.22 standard the unlicensed secondary...

UNICODE and Colors Integration tool for Encryption and Decryption

Cryptography, to most people, is concerned with keeping communications private. Indeed, the protection of sensitive communications has been the emphasis of cryptography throughout much of its history. Encryption is the t...

Comparison of variable learning rate and Levenberg-Marquardt back-propagation training algorithms for detecting attacks in Intrusion Detection Systems

This paper investigates the use of variable learning rate back-propagation algorithm and Levenberg-Marquardt back-propagation algorithm in Intrusion detection system for detecting attacks. In the present study, these 2 n...

Download PDF file
  • EP ID EP155524
  • DOI -
  • Views 109
  • Downloads 0

How To Cite

Praveer Saxena, Prof. Dinesh Chandra, Sampath Kumar V (2011). AN ADIABATIC APPROACH FOR LOW POWER FULL ADDER DESIGN. International Journal on Computer Science and Engineering, 3(9), 3207-3221. https://europub.co.uk/articles/-A-155524