An Area and Speed Efficient Square Root Carry Select Adder Using Optimized Logic Units

Abstract

Adder is an inevitable circuit in any of the VLSI Designs. Since, the arithmetic operations such as subtraction, multiplication and division depends on the operation of addition, adder is dubbed as heart of any Digital Signal Processor (DSP), microprocessor and VLSI Architecture. In this report, the logic formulations in regular carry select adder (CSLA) and binary to excess 1 converter (BEC) based CSLA are analysed and the data dependency, redundant logic operations were scrutinized to improve the Area-Delay Product (ADP). All the redundant logic operations identified were removed and a new logic formulation has been proposed for the CSLA based on data dependency. In the proposed arrangement, the carry select (CS) operation is carried out before calculation of final-sum. Carry input for various selections (corresponding toCin= 0and 1) and fixed Cin bits are used for logic optimization of CG and CS units. An efficient CSLA scheme is obtained using optimized logic units using BEC based CSLA Approach. The proposed CSLA design provides significant values of area and delay than the recently proposed CSLAs. Due to a small carry-output delay, the proposed CSLA design is well suited for square-root (SQRT) based variable CSLA Approach. Simulation results shows that the proposed SQRT-CSLA involves nearly 42% less area– delay–product (ADP) than the existing CSLAs. This is best among the existing CSLA designs for different bit-widths (128, 64, 32 and 16). Area in terms of logical elements and the delay in nano-seconds were obtained through Xilinx ISE 13.2 Version

Authors and Affiliations

Dr. P. Bhaskara Reddy, S. V. S. Prasad, K. Ananda Kumar

Keywords

Related Articles

Applications of Large Language Models in Cloud Computing: An Empirical Study Using Real-world Data

This study investigates the integration of Large Language Models (LLMs) in cloud computing, focusing on their impact on resource allocation and management. The research employs Bayesian inference and Markov Decision Proc...

A Review on Bio-alcohol as Green Energy

Bioethanol has grown into a large business, and it seems that it will continue to grow in the foreseeable future. Although certain challenges, such as rivalry among bioethanol and human food, bioethanol is widely recogni...

A Brief Description on Li-Fi Technology

Li-Fi is the truncation for Light-Fidelity and the procedure is generally novel, having been recommended by German researcher Harald Haas during the 2011 TED Universal Talk on Visible-Light-Communication (VLC). Li-Fi is...

Sentiment Analysis: A Survey

Traditional approaches to sentiment classification rely on lexical features, syntax-based features or a combination of the two. Word senses used as features show promise, we also examine the possibility of using similari...

Performance Enrichment in Multitenant Application for Clouds

The ability to range a web application or website is tied directly to understanding where the resource constraints lie and what force the addition of various resources has on the Multi-Tenant applications. Unfortunately,...

Download PDF file
  • EP ID EP748764
  • DOI -
  • Views 22
  • Downloads 0

How To Cite

Dr. P. Bhaskara Reddy, S. V. S. Prasad, K. Ananda Kumar (2015). An Area and Speed Efficient Square Root Carry Select Adder Using Optimized Logic Units. International Journal of Innovative Research in Computer Science and Technology, 3(5), -. https://europub.co.uk/articles/-A-748764