An Area and Speed Efficient Square Root Carry Select Adder Using Optimized Logic Units

Abstract

Adder is an inevitable circuit in any of the VLSI Designs. Since, the arithmetic operations such as subtraction, multiplication and division depends on the operation of addition, adder is dubbed as heart of any Digital Signal Processor (DSP), microprocessor and VLSI Architecture. In this report, the logic formulations in regular carry select adder (CSLA) and binary to excess 1 converter (BEC) based CSLA are analysed and the data dependency, redundant logic operations were scrutinized to improve the Area-Delay Product (ADP). All the redundant logic operations identified were removed and a new logic formulation has been proposed for the CSLA based on data dependency. In the proposed arrangement, the carry select (CS) operation is carried out before calculation of final-sum. Carry input for various selections (corresponding toCin= 0and 1) and fixed Cin bits are used for logic optimization of CG and CS units. An efficient CSLA scheme is obtained using optimized logic units using BEC based CSLA Approach. The proposed CSLA design provides significant values of area and delay than the recently proposed CSLAs. Due to a small carry-output delay, the proposed CSLA design is well suited for square-root (SQRT) based variable CSLA Approach. Simulation results shows that the proposed SQRT-CSLA involves nearly 42% less area– delay–product (ADP) than the existing CSLAs. This is best among the existing CSLA designs for different bit-widths (128, 64, 32 and 16). Area in terms of logical elements and the delay in nano-seconds were obtained through Xilinx ISE 13.2 Version

Authors and Affiliations

Dr. P. Bhaskara Reddy, S. V. S. Prasad, K. Ananda Kumar

Keywords

Related Articles

Pitch Estimation and Analysis of speech signal

Speech is the principal form of human communication since it began from day one when human beings start to communicate. The rate of vibration produce by the vocal cords is called a fundamental frequency (F0) or pitch per...

Enhancing Personalized Search with AI: A Hybrid Approach Integrating Deep Learning and Cloud Computing

This paper presents a novel hybrid approach for enhancing personalized search by integrating deep learning techniques with cloud computing infrastructure. The proposed system uses a multi-layer adaptive model augmented w...

Software Bug Reports: Automatic Keyword and Sentence-Based Text Summarization Using Artificial Intelligence

The purpose of text summarization is to quickly and accurately extract the most important data from papers. The proposed unsupervised method seeks to synthesise complete and informative bug reports (software artefacts)....

Workload Aware Partitioning and Load Balancing in Cloud Computing

Load Balancing plays a significant role in improving system performance. As cloud is composed of huge servers, load balancing techniques are used to balance load over multiple servers. Workload aware partitioning helps t...

Design, Construction and Performance of Porous and Rubbrised Asphalt Pavement

Moreover, porous asphalts have volumetric and surface characteristics (e.g., acoustic absorption, drain ability, texture, and friction). These characteristics are influenced by both intrinsic (such as gradation and bitum...

Download PDF file
  • EP ID EP748764
  • DOI -
  • Views 46
  • Downloads 0

How To Cite

Dr. P. Bhaskara Reddy, S. V. S. Prasad, K. Ananda Kumar (2015). An Area and Speed Efficient Square Root Carry Select Adder Using Optimized Logic Units. International Journal of Innovative Research in Computer Science and Technology, 3(5), -. https://europub.co.uk/articles/-A-748764