An Effective Utilization of Passive and Motor Loads By Using Three Level Inverter with Simplified Space Vector Modulation Technique
Journal Title: International Journal of Science Engineering and Advance Technology - Year 2014, Vol 2, Issue 9
Abstract
Increase in renewable energy resources like solar , fuel cells had created a need for inverters which can work on higher operating voltages efficiently Advances in power electronics technology allowed the vide investigation of multilevel converters that provide high safety voltages ,less harmonic components ,utilization of more input voltage and flexibility in switching the legs compared to the two-level structures .and digital implementation is also very easy .In multilevel inverters space vector modulation (SVPWM) has become the most popular technique for three phase voltage source converters for the control of ac/dc drives and Flexible ac transmission application(FACT) controllers. In this paper a simplified SVPWM is being implemented. SVPWM for more than two levels is difficult because for them no. of switching states is very high. In simplified SVPWM timing calculation is required for only one sector and therefore calculations are tremendously reduced and the same could be applied to different types of multilevel inverters like flying capacitor and cascaded h bridge. By using simplified SVPWM a passive RL load and motor load are being simulated in the MATLAB/SIMULINK.
Authors and Affiliations
Abhinav Dusari| P.G. scholar, Dept of EEE Trr college of Engineering & Technology Patancheru, Telangana, India, T Bhargav Ram| Associate professor Trr college of Engineering & Technology Patancheru, Telangana, India
Keywords
Related Articles
- EP ID EP16304
- DOI -
- Views 334
- Downloads 20
Blending Cloud Mode With Well-Balanced Recognised Redundancy Elimination Technique
Data deduplication is a critical system in support dispose of excess information as an option of enthralling records; it provisions simply distinct copy of file. Together with the whole associations stockpiling patte...
A Static Time Analysis of 1-bit to 32-page SCA architecture for Logic Test
This research proposes the Static Time Analysis of 32 page Single cycle access (SCA) architecture for Logic test. The timing analysis of each and very path of Logic test are observed that is setup and hold timings ar...
IDDR Scheme for a Potential Based Multi Path Dynamic Routing Algorithm
Applications running on the same (WSN) stage more often than not have diverse Quality of Service (QoS) prerequisites. Two fundamental prerequisites are low deferral and high information integrity. In any case, by and...
Optimizing Architecture of DSRC Device By Using Component Reuse
Devoted short-extend correspondence (DSRC) is a developing method to push the keen transportation framework into our day by day life. The DSRC norms for the most part receive FM0 and Manchester codes to achieve dc-ad...
A Newfangled Authentication Protocol Based On Audio Produced Principles
Graphical authentication is more proficient and more securable. An imperative convenience objective for information based authentication frameworks is to bolster client in selecting passwords for higher security in t...