An Efficient Fault Tolerance Technique for Through-Silicon-Vias in 3-D ICs
Journal Title: International Journal of Advanced Computer Science & Applications - Year 2018, Vol 9, Issue 7
Abstract
Three-dimensional integrated circuits (3D-ICs) based on Through-Silicon-Vias (TSVs) interconnection technology appeared as a viable solution to overcome problems of cost, reliability, yield and stacking area. In order to be commercially feasible, the 3D-IC yield must be as high as possible, which requires a tested and reparable TSVs. To overpass this challenge, an integration of interconnect built-in self-test (IBIST) methodology for 3D-IC is given in the aims to test the defectives TSVs. Once the interconnection has been tested, the result extracted from IBIST initiate the repairing defectives TSVs based on the built-in self-repair (BISR) structure. This paper superposed two fault tolerance techniques in particularly the redundant TSV and the time division multiplexing access (TDMA) in case of multi defectives TSV. This novel repair architecture increase the yield of 3D-ICs in a high failure rate. It leads to 100% reparability for 30% failure rate. A parallel processing approach of the proposed structure is presented to accelerate the test and repair operations. Achieved experimental results with the proposed methodology scheme show a good performance in terms of repair rate and yield.
Authors and Affiliations
Mohamed BENABDELADHIM, Wael DGHAIS, Fakhreddine ZAYER, Belgacem HAMDI
Keywords
Related Articles
- EP ID EP358601
- DOI 10.14569/IJACSA.2018.090737
- Views 77
- Downloads 0
A ’Cognitive Driving Framework’ for Collision Avoidance in Autonomous Vehicles
The Cognitive Driving Framework is a novel method for forecasting the future states of a multi-agent system that takes into consideration both the intentions of the agents as well as their beliefs about the environment....
Detection of Denial of Service Attack in Wireless Network using Dominance based Rough Set
Denial-of-service (DoS) attack is aim to block the services of victim system either temporarily or permanently by sending huge amount of garbage traffic data in various types of protocols such as transmission control pro...
Rapid Control Prototyping and PIL Co-Simulation of a Quadrotor UAV Based on NI myRIO-1900 Board
In this paper, a new Computer Aided Design (CAD) methodology for the Processor-In-the-Loop (PIL) co-simulation and Rapid Control Prototyping (RCP) of a Quadrotor Vertical Take-Off and Landing (VTOL) type of Unmanned Aria...
Benefits Management of Cloud Computing Investments
This paper examines investments in cloud computing using the Benefits Management approach. The major contribution of the paper is to provide a unique insight into how organizations derive value from cloud computing inves...
Effect of Correlating ImageThreshold Values with Image Gradient Field on Damage Detection in Composite Structures
Effect of image threshold level variation is studied and proved to be a critical factor in damage detection and characterization of impacted composite Reaction Injection Molding ((RIM) structures. The variation of thresh...