An Efficient Fault Tolerance Technique for Through-Silicon-Vias in 3-D ICs

Abstract

Three-dimensional integrated circuits (3D-ICs) based on Through-Silicon-Vias (TSVs) interconnection technology appeared as a viable solution to overcome problems of cost, reliability, yield and stacking area. In order to be commercially feasible, the 3D-IC yield must be as high as possible, which requires a tested and reparable TSVs. To overpass this challenge, an integration of interconnect built-in self-test (IBIST) methodology for 3D-IC is given in the aims to test the defectives TSVs. Once the interconnection has been tested, the result extracted from IBIST initiate the repairing defectives TSVs based on the built-in self-repair (BISR) structure. This paper superposed two fault tolerance techniques in particularly the redundant TSV and the time division multiplexing access (TDMA) in case of multi defectives TSV. This novel repair architecture increase the yield of 3D-ICs in a high failure rate. It leads to 100% reparability for 30% failure rate. A parallel processing approach of the proposed structure is presented to accelerate the test and repair operations. Achieved experimental results with the proposed methodology scheme show a good performance in terms of repair rate and yield.

Authors and Affiliations

Mohamed BENABDELADHIM, Wael DGHAIS, Fakhreddine ZAYER, Belgacem HAMDI

Keywords

Related Articles

Model Development for Predicting the Occurrence of Benign Laryngeal Lesions using Support Vector Machine: Focusing on South Korean Adults Living in Local Communities

The disease is a consequence of interactions between many complex risk factors, rather than a single cause. Therefore, it is necessary to develop a disease prediction model by using multiple risk factors instead of using...

An Anti-Pattern-based Runtime Business Process Compliance Monitoring Framework

Today's dynamically changing business and com-pliance environment demand enterprises to continuously ensure their compliance with various laws, regulations and standards. Several business studies have concluded that comp...

Extracting Code Resource from OWL by Matching Method Signatures using UML Design Document

Software companies develop projects in various domains, but hardly archive the programs for future use. The method signatures are stored in the OWL and the source code components are stored in HDFS. The OWL minimizes the...

Innovative Means of Medical Students Teaching through Graphical Methods for Cardiac Data Estimating and Serious Games

Now-a-days non-traditional methods and tools are introduced in the training of medical students which are mediated by the rapid development of information technologies: software training systems, Serious Games, and video...

A Modified Feistel Cipher Involving Substitution, Shifting of rows, Mixing of columns, XOR operation with a Key and Shuffling

In this paper, we have developed a modification to the Feistel cipher by taking the plaintext in the form of a pair of matrices and introducing a set of functions namely, substitute, shifting of rows, mixing of columns a...

Download PDF file
  • EP ID EP358601
  • DOI 10.14569/IJACSA.2018.090737
  • Views 92
  • Downloads 0

How To Cite

Mohamed BENABDELADHIM, Wael DGHAIS, Fakhreddine ZAYER, Belgacem HAMDI (2018). An Efficient Fault Tolerance Technique for Through-Silicon-Vias in 3-D ICs. International Journal of Advanced Computer Science & Applications, 9(7), 264-270. https://europub.co.uk/articles/-A-358601