An Efficient Fault Tolerance Technique for Through-Silicon-Vias in 3-D ICs

Abstract

Three-dimensional integrated circuits (3D-ICs) based on Through-Silicon-Vias (TSVs) interconnection technology appeared as a viable solution to overcome problems of cost, reliability, yield and stacking area. In order to be commercially feasible, the 3D-IC yield must be as high as possible, which requires a tested and reparable TSVs. To overpass this challenge, an integration of interconnect built-in self-test (IBIST) methodology for 3D-IC is given in the aims to test the defectives TSVs. Once the interconnection has been tested, the result extracted from IBIST initiate the repairing defectives TSVs based on the built-in self-repair (BISR) structure. This paper superposed two fault tolerance techniques in particularly the redundant TSV and the time division multiplexing access (TDMA) in case of multi defectives TSV. This novel repair architecture increase the yield of 3D-ICs in a high failure rate. It leads to 100% reparability for 30% failure rate. A parallel processing approach of the proposed structure is presented to accelerate the test and repair operations. Achieved experimental results with the proposed methodology scheme show a good performance in terms of repair rate and yield.

Authors and Affiliations

Mohamed BENABDELADHIM, Wael DGHAIS, Fakhreddine ZAYER, Belgacem HAMDI

Keywords

Related Articles

Application of Fuzzy Self-Optimizing Control Based on Differential Evolution Algorithm for the Ratio of Wind to Coal Adjustment of Boiler in the Thermal Power Plant

The types of coal are multiplex in domestic small and medium sized boilers, and with unstable ingredients, the method of maintaining the amount of wind and coal supply in a fixed proportion of the wind adjustment does no...

Study of Current Femto-Satellite Approches

The success of space technology evolves according to the technological progression in terms of density of CMOS integration (Complementary on - Silicon Metal) and MEMS (Micro-Electro-Mechanical System) [4]. The need of sp...

Formal Specification of a Truck Geo-Location Big-Data Application

In the last few year’s social networks, e-commerce, mobile commerce, and sensor networks have resulted into an exponential increase in data size. This data comes in all formats i.e. structured, un-structured and semi-str...

A General Model for Similarity Measurement between Objects

The problem to detect the similarity or the differ-ence between objects are faced regularly in several domains of applications such as e-commerce, social network, expert system, data mining, decision support system, etc....

An Algorithm Research for Supply Chain Management Optimization Model

In this paper, we consider the extended linear complementarity problem on supply chain management optimization model. We first give a global error bound for the extended linear complementarity problem, and then propose a...

Download PDF file
  • EP ID EP358601
  • DOI 10.14569/IJACSA.2018.090737
  • Views 80
  • Downloads 0

How To Cite

Mohamed BENABDELADHIM, Wael DGHAIS, Fakhreddine ZAYER, Belgacem HAMDI (2018). An Efficient Fault Tolerance Technique for Through-Silicon-Vias in 3-D ICs. International Journal of Advanced Computer Science & Applications, 9(7), 264-270. https://europub.co.uk/articles/-A-358601