AN IMPLEMENTATION OF BYPASSING BASED MULTIPLIER BY USING INCREMENTAL ADDER

Abstract

In the recent growth of the portable electronics is forcing the designers to optimize the existing design for better performance. Multiplication is the most commonly used arithmetic operation in various applications like, DSP processor, math processor and in various scientific applications. Hence it is very important for modern DSP systems to design high speed multipliers. Based on the simplification of addition operations in a bypassing multiplier, a multiplier by using incremental adder is proposed. Compared with row bypassing multiplier, column bypassing multiplier and 2-dimensional bypassing multiplier, our proposed multiplier reduces the number of computations and increases the speed.

Authors and Affiliations

A. Haritha

Keywords

Related Articles

 INVESTIGATION OF THE EFFECT OF ELONGATION AND FLAKINESS INDEX AND IMPURITY TO CONCRETE PROPERTIES

 By the method of laboratory experiments, this study evaluates the effect of elongation and flakiness index of coarse aggregate and impurity of fine aggregate to concrete properties through slump index and compress...

 A REVIEW PAPER ON A SECURE IMAGE ENCRYPTION-THEN COMPRESSION SYSTEM USING WAVELET VIA PREDICTION ERROR CLUSTERING AND RANDOM PERMUTATION

 Images can be encrypted in many ways; several techniques have used different encryption methods. In this research, we apply a new modified International Data Encryption Algorithm to encrypt the full image in an ef...

 Clock Power Reduction Using Merged Flip Flops Technique

 The main constraint in any VLSI chip design are reducing power consumption and area and increasing speed. In this project my aim is to obtain reduced clock power by replacing single bit flip flops into multi bit f...

 Experimental Techniques to find Thermal Residual Stress in Composite Materials –A study of the Literature Review

 If two dissimilar materials are joined at high temperature, a very high residual stresses developed near the interface of materials. The mismatch between the co-efficient of thermal expansion leads to stress conce...

 A Protocol Design for Mobility Assisted Delay / Disruption Tolerant Network Nodes

 The paper entitled “A Protocol Design for Mobility Assisted Delay / Disruption Tolerant Network Nodes” mainly intends in designing a disruption tolerant network useful for challenged internet areas lacking “always...

Download PDF file
  • EP ID EP95964
  • DOI 10.5281/zenodo.48823
  • Views 89
  • Downloads 0

How To Cite

A. Haritha (30). AN IMPLEMENTATION OF BYPASSING BASED MULTIPLIER BY USING INCREMENTAL ADDER. International Journal of Engineering Sciences & Research Technology, 5(4), 36-42. https://europub.co.uk/articles/-A-95964