An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm Technology

Abstract

In this paper an analog to digital converter architecture is introduced. The proposed design is based on Up-Down counter approach SAR type ADC. This design offers less design complexity which leads to low power consumption. Based on the proposed idea, a 4-bit ADC is simulated in Microwind 3.5 environment using 45nm CMOS technology with supply voltage of 1 V. The ADC is designed with control signal like Start of conversion (SOC) and End of conversion (EOC). The ADC design consumes 3.2mW of power. The proposed ADC design is optimized to area of 829.6µm2.

Authors and Affiliations

Miss. Rohini Mane, Prof. Swati Shetkar

Keywords

Related Articles

Fine-Tuning Of the Suspension System of Baja ATV

As defined by the American National Standards Institute (ANSI), All-Terrain Vehicle is a vehicle that travels on low-pressure tires and designed to handle a wider variety of terrain. Since it is made to run on different...

Microstructural evolution under tempering heat treatment in AISI H13 hot-work tool steel

The steel studied in this work belongs to the hot working class of tool steels in its applications it is essential that the tool steel have high mechanical strength properties at high temperatures in order to avoid failu...

The Effect of Cellulose Succinate on Properties of Polymer Electrolyte Membranes Prepared by Blending Cellulose Acetate-Lithium Perchlorate

The effect of cellulose succinate addition towards the characteristics of cellulose acetate-lithium perchlorate polymer electrolyte membranes was studied by the analysis of the functional groups using FTIR (Fourier Trans...

Experimental Analysis of Concrete with Quarry Dust and Demolished Concrete Waste

The use of Recycle product is increasing with innovation in present scenario. The utilization of waste product in the manufacturing of new product is a challenging job. The Natural Resource decreases in a short period an...

Science of Time and the Theory of Everything

"Science Of Time And The Theory Of Everything" By Author Bhausahebbhosle Includes E=Mc 2 And E=Mf 2 How “Time” Is Involved In The Sub-Atomic Particles As “Forms Of Time Of Invisible Shape”. What Is The Difference Between...

Download PDF file
  • EP ID EP391051
  • DOI 10.9790/9622-0704063640.
  • Views 109
  • Downloads 0

How To Cite

Miss. Rohini Mane, Prof. Swati Shetkar (2017). An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm Technology. International Journal of engineering Research and Applications, 7(4), 36-40. https://europub.co.uk/articles/-A-391051