Analysis of Efficient Adiabatic Logic Circuits and Their Power Extraction in Finfet (10nm) and Comparison With 90nm and 45nm

Abstract

This paper describes the design style and analysis of low power adiabatic logic circuits based on ECRL (Efficient Charge Recovery Logic Circuits), PFAL(Positive Feedback Adiabatic Logic) and SCRL(Split Charge Recovery Logic).These logic families always functions based on four phase power clock. These designs have the proficiency of energy saving by recycling or reusing the certain amount of the energy, which helps in reduction of power dissipation. This paper describes how the power and delay factor depends on the timing analysis. “CADENCE” virtuoso has used for the design of energy saving adiabatic circuit. In the analysis, three nanometer technologies have compared. This paper shows that how the power and delay vary as the frequency is increased. In the analysis, ECRL, PFAL and SCRL technologies also have compared. It has found that adiabatic circuits are superior for low power applications.

Authors and Affiliations

Sunnivesh Suman, M. Murali Krishna, I. Sreenivasa Rao

Keywords

Related Articles

slugCloud Computing: A Beginners Primer

Information Technology (IT) has embarked on a new paradigm — cloud computing. Cloud computing provides alternative services to deliver computer resources and has sparked a revolution in the way organizations provide inf...

Evaluation of C.I Engine Performance and Emission Characteristics Fueled with Cng and Ethanol Blends as Alternative Fuel

Environmental air pollution and global warming are alarming concern world wide. Increasing air pollution, rapid growth of industrialisation and the global trend of urbanisation have totally disturbed the eco balance of...

PTP Approach in Network Security for Misbehaviour Detection

A PTP approach in network security for misbehaviour detection system present a method for detecting malicious misbehaviour activity within networks. Along with the detection, it also blocks the malicious system within t...

Automatic Pothole Detection System using Laser

Identification of pavement distress such as potholes and humps not only helps drivers to avoid accidents, but also helps authorities to maintain roads. This project discusses previous pothole detection methods that have...

Information Technology use pattern of Non-book materials conversion and selected collection in academic information center

Academic libraries need to retain collection of age-old books, journals, etc., for longer period. Preservation of select highly useful and valuable materials on optical discs has higher benefit than merely reducing spac...

Download PDF file
  • EP ID EP24311
  • DOI -
  • Views 304
  • Downloads 11

How To Cite

Sunnivesh Suman, M. Murali Krishna, I. Sreenivasa Rao (2017). Analysis of Efficient Adiabatic Logic Circuits and Their Power Extraction in Finfet (10nm) and Comparison With 90nm and 45nm. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(5), -. https://europub.co.uk/articles/-A-24311