Application of CNTFET as Logic Gates and its implementation using HSPICE

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 6

Abstract

The steady reduction in the dimension of transistors, according to Moore's law has been the main force behind the regular leaps in the level of performance of the silicon ICs. Due to the effects like the short channel effects, tunnelling effect, additional heat dissipation, interconnect problems etc problems arise. So it is not possible to reduce the size further.Hence now it is necessary to adopt new material or technology. Carbon Nano Tube Field Effect Transistors (CNTFETs) are being widely studied as possible successors to silicon MOSFETs. This paper focuses on simulation of CNTFET based digital circuits using HSPICE and parameters like delay, power and PDP are calculated

Authors and Affiliations

Sameer Prabhu

Keywords

Related Articles

 Jit: Various Aspects of Its Implementation

 Many factors affect JIT implementation directly or indirectly. Factors such as product quality and lead time directly affect the implementation of JIT. On the other hand, factors such as work environment, working...

 Reduction of Topology Control Using Cooperative Communications in Manets

 A mobile ad hoc network (MANET) is a self-configuring infrastructure less network of mobile devices connected by wireless. Most of presented works on mutual communications are focused on link-level physical layer...

Experimental Investigation of the Residual Stress and calculate Average Fatigue Life and Improved Resistance To Stress Corrosion Cracking on Aluminium Alloy 7075-T6 Plates by Using Various Shots through Shot Peening Process

Shot peening procedures developed over the ago in substantial improvements of fatigue properties and Fatigue life. The use of shot peening on aluminium 7075-T6 plates to improve fatigue properties and improve r...

 Estimate Capital and Operating Costs for Railway Transportation in the Arab Republic of Egypt

 It is necessary to estimate accurately transportation costs (capital and operational) for Egyptian National Railway (ENR) when developing transport tariffs in order to calculate the necessary subsidy to decre...

Thermodynamic properties and modeling of sorption isotherms for longer storage of Urtica urens leaves

Moisture equilibrium data of Urtica urens leaves by desorption and adsorption were determined at 30, 40, and 50°C. The isotherms were determined by a static gravimetric method for various temperature and humidi...

Download PDF file
  • EP ID EP110040
  • DOI -
  • Views 107
  • Downloads 0

How To Cite

Sameer Prabhu (2013). Application of CNTFET as Logic Gates and its implementation using HSPICE. International Journal of Modern Engineering Research (IJMER), 3(6), 3646-3648. https://europub.co.uk/articles/-A-110040