Architecture Aware Programming on Multi-Core Systems

Abstract

In order to improve the processor performance, the response of the industry has been to increase the number of cores on the die. One salient feature of multi-core architectures is that they have a varying degree of sharing of caches at different levels. With the advent of multi-core architectures, we are facing the problem that is new to parallel computing, namely, the management of hierarchical caches. Data locality features need to be considered in order to reduce the variance in the performance for different data sizes. In this paper, we propose a programming approach for the algorithms running on shared memory multi-core systems by using blocking, which is a well-known optimization technique coupled with parallel programming paradigm, OpenMP. We have chosen the sizes of various problems based on the architectural parameters of the system like cache level, cache size, cache line size. We studied the cache optimization scheme on commonly used linear algebra applications – matrix multiplication (MM), Gauss-Elimination (GE) and LU Decomposition (LUD) algorithm.

Authors and Affiliations

M. R. Pimple , S. R. Sathe

Keywords

Related Articles

AN AUTONOMIC AUTO-SCALING CONTROLLER FOR CLOUD BASED APPLICATIONS

One of the key promises of Cloud Computing is elasticity – applications have at their disposal a very large pool of resources from which they can allocate whatever they need. For any fair-size application the amount of r...

Audio Watermarking with Error Correction 

In recent times, communication through the internet has tremendously facilitated the distribution of multimedia data. Although this is indubitably a boon, one of its repercussions is that it has also given impetus to the...

Robot Arm Analysis based on Master Device Pneumatic Actuators

Advances in technology have expanded the use of soft actuators in various fields especially in robotics, rehabilitation and medical field. Soft actuator development provides many advantages, primarily being simple struct...

Secure Encryption for Wireless Multimedia Sensors Network

The security in wireless multimedia sensor network is a crucial challenge engendered by environmental, material constraint requirements and the energy consumption. Standard encryption algorithms do not agree with the rea...

Evaluation of a Behind-the-Ear ECG Device for Smartphone Based Integrated Multiple Smart Sensor System in Health Applications

In this paper, we present a wireless Multiple Smart Sensor System (MSSS) in conjunction with a smartphone to enable an unobtrusive monitoring of electrocardiogram (ear-lead ECG) integrated with multiple sensor system whi...

Download PDF file
  • EP ID EP113696
  • DOI -
  • Views 99
  • Downloads 0

How To Cite

M. R. Pimple, S. R. Sathe (2011). Architecture Aware Programming on Multi-Core Systems. International Journal of Advanced Computer Science & Applications, 2(6), 105-111. https://europub.co.uk/articles/-A-113696