Area and Power Efficient MSIC Test Pattern Generation for BIST

Abstract

This paper proposes a technique to generate the multiple test patterns varying in single bit position for built-in-selftest (BIST). The conventional test patterns generated using LFSR have an absence of correlation between consecutive test vectors. So, in order to improve correlation between the subsequent test vectors, test patterns were produced using binary to thermometer code converter. The methodology for producing the test vectors for BIST is coded using VHDL and simulations were performed with ModelSim 10.0b. 100% fault coverage is achieved with less number of test patterns. The Area utilization, power and delay report were obtained with Xilinx ISE 9.1 software. The area reduction of 62%, power reduction of 13% is achieved while generating test patterns using binary to thermometer code converter when compared with the patterns generated using Reconfigurable Johnson counter and LFSR.

Authors and Affiliations

M. Nandini Priya, Dr. (Mrs. ) R. Brindha

Keywords

Related Articles

Design and Manufacturing of an Open Sleeve in Aerospace and Mechanical Industry

In this project we are going to explain that with the incorporation of CNC machining into its manufacturing capabilities, we may gain the capability to effectively produce lower volume, higher complexity component parts...

slugWeighted Association Rule Mining:A Survey

Association rule mining helps to extract large transaction databases for association rule. Without taking the weight of items into account, Classical Association Rule Mining (ARM) concludes that all i...

A Load Balanced Data Collection Framework for Wireless Sensor Network Using Dual Data Uploading and Polling Technique

The concept is to gather data from different mobiles in wireless sensor network. To achieve this, three layers of frame work is used. They are sensor layer, cluster head layer, mobile collector layer. This framework emp...

Communication System in Hawk Aircraft Using Integrated Communication

The ICRNI [1] system forms an integrated part of a modern avionics system. The system provides the pilot with an effective and efficient means of performing the communication, radio navigation support and identification...

Enhancing the Intellect to the Mobile Device Using “Sequential Pattern Technique”

In the project Sequential pattern technique is used for Emergency Communication. The Android application is developed in which user’s “Hand Waving Pattern” is recorded and the action is repeated for more times until the...

Download PDF file
  • EP ID EP20419
  • DOI -
  • Views 271
  • Downloads 4

How To Cite

M. Nandini Priya, Dr. (Mrs. ) R. Brindha (2015). Area and Power Efficient MSIC Test Pattern Generation for BIST. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(5), -. https://europub.co.uk/articles/-A-20419