Area and Power Efficient MSIC Test Pattern Generation for BIST

Abstract

This paper proposes a technique to generate the multiple test patterns varying in single bit position for built-in-selftest (BIST). The conventional test patterns generated using LFSR have an absence of correlation between consecutive test vectors. So, in order to improve correlation between the subsequent test vectors, test patterns were produced using binary to thermometer code converter. The methodology for producing the test vectors for BIST is coded using VHDL and simulations were performed with ModelSim 10.0b. 100% fault coverage is achieved with less number of test patterns. The Area utilization, power and delay report were obtained with Xilinx ISE 9.1 software. The area reduction of 62%, power reduction of 13% is achieved while generating test patterns using binary to thermometer code converter when compared with the patterns generated using Reconfigurable Johnson counter and LFSR.

Authors and Affiliations

M. Nandini Priya, Dr. (Mrs. ) R. Brindha

Keywords

Related Articles

Software Reliability Growth Models and its Applications

A software reliability growth model is one of the major strategies used to evaluate the system's reliability quantitatively. The software reliability growth model is required to have a decent execution as far as integri...

Design, Development and Optimization of Hydraulic Press

A hydraulic press is a machine using a hydraulic cylinder to generate a compressive force. Frame, hydraulic cylinder and press table are the main components of the hydraulic press. In this project press frame, cylinder...

Modern Agriculture using Sensors

In this project came from the countries where economy is based on agriculture and the climatic conditions lead to lack of rains & scarcity of water. The farmers working in the farm lands are solely dependent on the rain...

Compact embedded system based locator, detector, and dimmer Red box

As many applications like vehicle tracking, alcohol detection, accident detection, automatic dimming of light is based on sensor technology and microcontroller using embedded programming it is impossible to bring all th...

Ant Colony Optimization Based Delay Aware Routing Protocol (ACO-DARP) For Wireless Sensor Network

Today’s wireless networks urge to provide communication in most delay reduced manner. This research work aims to propose a routing protocol ACO-DARP, which is more aware about the delay. Route optimization is performed...

Download PDF file
  • EP ID EP20419
  • DOI -
  • Views 210
  • Downloads 4

How To Cite

M. Nandini Priya, Dr. (Mrs. ) R. Brindha (2015). Area and Power Efficient MSIC Test Pattern Generation for BIST. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(5), -. https://europub.co.uk/articles/-A-20419