Area Efficient Carry Select Adder (AE-CSLA) using Cadence Tools

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 10, Issue 10

Abstract

To perform fast addition operation, CSLA is one of the fastest adders used in many data-processing processors. Analyzing the structure of Regular CSLA (R-CSLA) and Modified CSLA (M-CSLA), there is a scope to reduce the area further. This work uses a simple gate level modification and a modified XOR gate is proposed to be used in the circuit. Based on this modification, 16-bit Area Efficient CSLA (AE-CSLA) is designed which provides 32% reduction in area when compared with R-CSLA and 12.5% reduction in area when compared with M-CSLA. This work is implemented in CADENCE VIRTUOSO using 180nm CMOS process technology.

Authors and Affiliations

Gagandeep Singh , Chakshu Goel

Keywords

Related Articles

 A Real Time Implementation of Serial Communication between Graphical User Interface and Simulator Board Using RS-232

 Virtex Series FPGA are used for establishing communication to the other sub units of an system. In order to establish the link, RS232 is used. The objective of this work is to establish link between simulator board...

 “Performance Analysis and Enhancement in IPSec VPN to Reduce Connection Establishment Overhead and Transmission Delay: Part-1”

 In this paper we are discussing various encryption and authentication algorithms and foreseeing the effect of these algorithms over network performance HMSC-MD5 and AES (authentication encryption) gives the optimum...

Design and Simulation of Single-Phase Three-Level, Four-Level and Five-Level Inverter Fed Asynchronous Motor Drive with Diode Clamped Topology

This paper deals with study of single-phase three-level, four-level and five-level inverter fed asynchronous motor drive. Both three-level, four-level and five-level inverters are realized by diode clamped inverter topol...

Review on Effect on Large Opening Structure Stability of Vessel and its Design as per ASME CODE

The main objective of this paper is to design and analysis the effect on large opening and structure stability of pressure vessels. There are various parameter to design large opening pressure vessels and checked accordi...

 Investigation of Pollution Emits By Cupola Furnace in Gujarat Foundry

 The foundry industry is the major contributor in pollution among all other industries in India. At present only few foundries in India have pollution controllable system. Most of these casting industries use cupola...

Download PDF file
  • EP ID EP147313
  • DOI -
  • Views 123
  • Downloads 0

How To Cite

Gagandeep Singh, Chakshu Goel (2014). Area Efficient Carry Select Adder (AE-CSLA) using Cadence Tools. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 10(10), 492-495. https://europub.co.uk/articles/-A-147313