Area Efficient Full Subtractor Based on Static 125nm CMOS Technology

Abstract

A combinational logic circuit is said to be independent of time since it gives the results based on present input not past input. This research is concerned about the comparison between currently existing full subtractor IC and the subtractor which is built efficiently in the 125nm and observing the distortion and changes caused in the result of both full subtractor. The behaviour of the efficient full subtractor is designed using tanner eda tools which was useful and the currently existing full subtractor is designed using xilnx software and lastly the layout for this research is designed with the help of multisim. With help of this research many newly created circuits can designed much more smaller. G. Hemanth Kumar | K. Gopi | P. Gowtham | G. Naveen Balaji "Area Efficient Full Subtractor Based on Static 125nm CMOS Technology" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-6 , October 2018, URL: http://www.ijtsrd.com/papers/ijtsrd18860.pdf

Authors and Affiliations

Keywords

Related Articles

Responding to the Challenges of Living in Peace and Harmony among Female Inmates thru Psycho Education

This study determined effects of the psycho education for aggression of female inmates at Metro Bacolod District Jail, BrgyHandumanan, Bacolod City. Researcher used pretest posttest control group experimental design surv...

An Overview of Competition Laws in India

The enactment of the Competition Act 2002 (the Act), the principal legislation governing competition law in India, along with the establishment of the Competition Commission of India (CCI)1 as its chief enforcement autho...

Assessment of Noise Level During Ganesh Festival in Residential Zone of Kolhapur City

The present work deals with the study of noise level during Ganesh festival in residential zone of Kolhapur city. In recent time city is facing noise pollution problems during festival due to increased population, use of...

A Study of Computer Knowledge among the Pupil Teachers of B.Ed. Course in Aurangabad City

The knowledge of computer or Computer literacy is considered to be a very important skill to possess while in the first world. Employers want their workers to have basic computer skills because their company becomes ever...

Demonetisation-Challenges in Cashless Economy

One contemporary issue that has shook the nation in its entirety is Demonetisation. Demonetisation is an economic policy which literally means "replacement of old currency unit with a new currency unit". It is the proce...

Download PDF file
  • EP ID EP411055
  • DOI -
  • Views 61
  • Downloads 0

How To Cite

(2018). Area Efficient Full Subtractor Based on Static 125nm CMOS Technology. International Journal of Trend in Scientific Research and Development, 2(6), 1371-1374. https://europub.co.uk/articles/-A-411055