ARTIFICIAL BEE COLONY CONSTRAINED OPTIMIZATION ALGORITHM WITH HYBRID DISCRETE VARIABLES AND ITS APPLICATION
Journal Title: Acta Electronica Malaysia (AEM) - Year 2018, Vol 2, Issue 1
Abstract
On the basis of Artificial Bee Colony Optimization Algorithm, a new algorithm by introducing constructing dynamic penalty function was presented. Based on Matlab software, the program ABCOA1.0 with hybrid discrete variables for the proposed algorithm was developed. The results show that this algorithm has no special requirements on the characteristics of optimal designing problems, which has a fairly good universal adaptability and a reliable operation of program with a strong ability of overall convergence. After optimization, the weight can be reduced, the cost can be lowered, and the product quality can be raised.
Authors and Affiliations
Zhonghua Yan
Keywords
Related Articles
- EP ID EP402859
- DOI 10.26480/aem.01.2018.18.20
- Views 86
- Downloads 0
Design of Smart Car Control System Based on Camera
Based on the microprocessor K60 as the core control unit，an smart car was designed，which can track the road automatically，and using the camera as the orientation module sensor to collect the image information of the r...
AN ULTRA-LOW-POWER AND ULTRA-LOW –VOLTAGE 5 GHz LOW NOISE AMPLIFIER DESIGN WITH PRECISE CALCULATION
In this paper a low-noise amplifier (LNA) is designed at 5GHz with the intention of ultra-low-power consumption. First, a spiral inductor is discussed and its equivalent circuit is described. Second, the input impedance,...
THE IMPLEMENT OF WIRELESS RESPONDER SYSTEM BASED ON RADIO FREQUENCY TECHNOLOGY
It includes the Nrf24l01 wireless module, LCD1602 liquid crystal display module, reset circuit, clock circuit. In the specified time, items for agreement, disagreement and abstaining from voting can be selected by pressi...
RESEARCH ON SUPPLY CHAIN MANAGEMENT STRATEGY OF LONGTANG ELECTRIC ENGINEERING CO. LTD.
With the rapid development of the economy, enterprises are no longer just to reduce production costs, improve product quality and expand sales, but to integrate the supply chain into the development system of the enterpr...
FPGA SYNTHESIS AND VALIDATION OF PARALLEL PREFIX ADDERS
The main objective of this paper is to attain the best achievable time delay reduction with better performance (i.e. frequency) running on FPGA platforms and prove their applicability in high performance reconfigurable c...