Backstepping Control of Induction Motor Fed by Five-Level NPC Inverter
Journal Title: International Journal of Advanced Computer Science & Applications - Year 2016, Vol 7, Issue 10
Abstract
In this paper we will present a contribution to the backstepping control for induction motor (IM) based on the principle of Field Orientated Control (FOC). This law is established step by step while ensuring the stability of the machine in the closed loop, by a suitable choice of the function Lyapunov, In addition it is executed to assure the convergence the errorĀ“s speed tracking at all initials conditions are possible. Both the speed and the rotor flux are supposed obtained by sensors. The control of the IM by five-level NPC inverter generally uses Pulse-width modulation techniques (PWM). Finally, we represent some of the simulation results by simulations in Matlab/Simulink environment.
Authors and Affiliations
Ali BOUCHAIB, Abdellah MANSOURI, Rachid TALEB
Competence Making on Computer Engineering Program by Using Analytical Hierarchy Process (AHP)
This paper shows competence election for the students of the Academy of Information Management and Computer (AIMC) Mataram on computer engineering courses who completed the study in semester 1, 2 and 3 and choose lesson...
OpenMP Implementation in the Characterization of a Urban Growth Model Cellular Automaton
This paper presents the implementation of a parallelization strategy using the OpenMP library, while developing a simulation tool based on a cellular automaton (CA) to run urban growth simulations. The characterization o...
Efficient Gabor-Based Recognition for Handwritten Arabic-Indic Digits
In daily life, the need of automatically digitizing paper documentations and recognizing textual images is still present with existing and potential upcoming rooms for improvements, especially for languages like Arabic,...
Cost Optimization of Replicas in Tree Network of Data Grid with QoS and Bandwidth Constraints
Data Grid provides resources for data-intensive scientific applications that need to access a huge amount of data around the world. Since data grid is built on a wide-area network, its latency prohibits efficient access...
FPGA-Based Design of High-Speed CIC Decimator for Wireless Applications
In this paper an efficient multiplier-less technique is presented to design and implement a high speed CIC decimator for wireless applications like SDR and GSM. The Cascaded Integrator Comb is a commonly used decimation...