[b][i]Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique[/i][/b]

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 11

Abstract

In this paper we have implemented Radix 8 High Speed Low Power Binary Multiplier using Modified Gate Diffusion Input(M.G.D.I) technique. Here we have used “Urdhva-tiryakbhyam”(Vertically and crosswise ) Algorithm because as compared to other multiplication algorithms it showsless computation and less complexity since it reduces the total number of partial products to half of it. This multiplier at gate level can be design using any technique such as CMOS, PTL and TG but design with new MGDI technique gives far better result in terms of area, switching delay and power dissipation. The radix 8 High Speed Low Power Pipelined Multiplier is designed with MGDI technique in DSCH 3.5 and layout generated in Microwind tool. The Simulation is done using 0.12μm technology at 1.2 v supply voltage and results are compared with conventional CMOS technique. Simulation result shows great improvement in terms of area, switching delay and power dissipation.

Authors and Affiliations

Nitin Singh , M. Zahid Alam

Keywords

Related Articles

 Three Element Beam forming Algorithm with Reduced Interference Effect in Signal Direction

 The beam forming algorithm simulated in this project is motivated by analyzing a low-cost radar system that provides wide spatial coverage and very rapid target detection as well as tracking.Desigining towards th...

 Replica Allocation In Mobile Adhoc Network For Improving Data Accessibility Using SCF-Tree

 Abstract: In a mobile ad hoc network, the mobility and resource constraints of mobile nodes may lead to network partitioning or performance degradation. Several data replication techniques have been proposed to min...

Big Bang–Big Crunch Optimization Algorithm for the Maximum Power Point Tracking in Photovoltaic System

This paper presents an intelligent control method for the maximum power point tracking (MPPT) of a photovoltaic system under variable temperature and irradiance conditions. The Big Bang–Big Crunch (BB–BC) optimization...

Study of Local Binary Pattern for Partial Fingerprint Identification

Fingerprints are usually used in recognition of a person's identity because of its uniqueness, stability. Today also the matching of incomplete or partial fingerprints remains challenge. The current technology is so...

 Time Dependent Quadratic Demand Inventory Models when Delay in Payments is Acceptable

 An EOQ model is constructed for deteriorating items with time dependent quadratic demand rate. It is assumed that the deterioration rate is constant and the supplier offers his retailer the credit period to set...

Download PDF file
  • EP ID EP152866
  • DOI -
  • Views 78
  • Downloads 0

How To Cite

Nitin Singh, M. Zahid Alam (2014). [b][i]Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique[/i][/b]. International Journal of Modern Engineering Research (IJMER), 4(11), 7-14. https://europub.co.uk/articles/-A-152866