Configuration as well as Performance of an On-Chip IncarnationArrangement for Multiprocessor System-On-Chip

Abstract

The novel on-chip coordinate in silicon indicated course of action to fortify ensured development change in multiprocessor SOC applications. A pipelined circuit-exchanging Employed in the proposed structure with FIFO strategy converged with a multistage system topology in segment way setup game plan. The runtime course strategy connected with by part way setup plan for subjective development changes adjacent the Error Correction Block (ECB). The circuit-exchanging technique offers the permuted information and its humbler overhead draws in the upside of stacking various structures in framework on chip. A CMOS test-chip with 0.13m insists the sound judgment and gainfulness of the proposed outline. The indicated exploratory result in the proposed on-chip system accomplishes 1.9x to 8.2x diminishment of silicon overhead emerged from other setup approaches.

Authors and Affiliations

Badita Kali Vara Prasad| Dept of ECE K L University, Green Fields, Vaddeswaram, Guntur (DT), JeswanthThezaNadella| Dept of ECE K L University, Green Fields, Vaddeswaram, Guntur (DT)

Keywords

Related Articles

Correction of Power Factor by Using Static Synchronous Compensator (STATCOM)

In this paper we introduced a new control scheme which uses one PFC Boost Converter connected in shunt with a diode rectifier to recover the harmonic current drawn by the single phase diode rectifier. The line curren...

An Efficient Cost Estimation Model with Fuzzy Expert System

In this paper we are proposing fault prediction based cost effective analysis over source code, we register the measurements over deficiency inclined modules and contrast and past methodology issue inclined, for each...

Analysis And Design Of Flat Slab By Using Etabs Software

“Flat Slab” is better understood as the slab without beams resting directly on supports (like columns & or walls).By virtue of that large Bending Moment & Shear Forces are developed close to the columns. Flat sla...

Tweet Scrutiny For Fast Communication Reporting

The major target of the system is develop a new earthquake detection algorithm it is used for To speed-up the detection process and reduce false detections.But here having one problem is Absence of evidence is not ev...

A Novel Approach To Recognize Malicious Application In Face Book- FRAppE

Our key commitment is in creating FRAppEseemingly the main apparatus concentrated on recognizing malicious applications on Facebook. To create FRAppE, we utilize data gathered by watching the posting conduct of 111K...

Download PDF file
  • EP ID EP16506
  • DOI -
  • Views 327
  • Downloads 13

How To Cite

Badita Kali Vara Prasad, JeswanthThezaNadella (2015). Configuration as well as Performance of an On-Chip IncarnationArrangement for Multiprocessor System-On-Chip. International Journal of Science Engineering and Advance Technology, 3(7), 222-227. https://europub.co.uk/articles/-A-16506