Design a pattern generator with low switching activity to test complex combinational logic with high test coverage

Abstract

In circuit large number of combinational logic used so logic depth is large, so it is impossible to test every fault with other techniques because it’s take more time. In order to increase speed of an algorithm for test generation, it is necessary to reduce the number of backtracks in the algorithm and to shorten the process time between backtracks. To solve this problem an Automatic Test Pattern Generator (ATPG) is proposed based on modification of FAN (fan-out-oriented test generation algorithm) Algorithm is describe. Also with some techniques reduce the switching activity of generated patterns for decrease the power consumption of ATPG.

Authors and Affiliations

Jay Bharatbhai Dabhi

Keywords

Related Articles

Minimising Attacks Using ATPG On Networks

Today's networks require much human involvement to keep them working. Everyday network engineers struggle with router mis-configurations, fibercuts, faulty interfaces, mislabelled cables, software bugs, intermittent...

Method To Enhance The Capacity Of Embedding Data In Jpeg Images

A novel method of reversible data hiding is proposed here. The technique relies on data hiding in encrypted JPEG images is used. As we know that encryption is an effective method of privacy protection .All previous m...

Performance Enhancement of Sliding Mode Control Using Fuzzy Logic: An Application And Analysis

Sliding mode control (SMC) is an efficient tool in design of robust controller for nonlinear plants. The main advantage of sliding mode control is order reduction and making the system practically independent of vari...

Embedding of Data in Motion Vectors by Using Steganography Concept

This paper applies steganography algorithm in videos. In the proposed method, we take GOP techniques which are nothing but video algorithms so we use advantage of prediction types of MPEG bit streams to embed waterma...

Detecting Network And Application Layer Attacks in Networks

Distributed Denial of Service (DDoS) flooding attacks are launched by attackers disturbing server services as well as Individual users who are active in internet.espicially attackers are targeting network Transport l...

Download PDF file
  • EP ID EP28182
  • DOI -
  • Views 252
  • Downloads 2

How To Cite

Jay Bharatbhai Dabhi (2015). Design a pattern generator with low switching activity to test complex combinational logic with high test coverage. International Journal of Research in Computer and Communication Technology, 4(4), -. https://europub.co.uk/articles/-A-28182