Design a pattern generator with low switching activity to test complex combinational logic with high test coverage

Abstract

In circuit large number of combinational logic used so logic depth is large, so it is impossible to test every fault with other techniques because it’s take more time. In order to increase speed of an algorithm for test generation, it is necessary to reduce the number of backtracks in the algorithm and to shorten the process time between backtracks. To solve this problem an Automatic Test Pattern Generator (ATPG) is proposed based on modification of FAN (fan-out-oriented test generation algorithm) Algorithm is describe. Also with some techniques reduce the switching activity of generated patterns for decrease the power consumption of ATPG.

Authors and Affiliations

Jay Bharatbhai Dabhi

Keywords

Related Articles

An Improved Performance of MANET using AODV Protocol for Black Hole Detection

Routing attacks have been identified for single path routing in wireless ad hoc networks. The effects of routing attacks on multipath routing have not been addressed so far. In this paper, an approach have been propo...

A survey on Transmission of data through illumination - Li-Fi

Li-Fi is a new wireless technology to provide the connectivity with in localized network environment. The main principle of this technology is we can transmit the data using light illumination by using light-emitting...

A Review Paper on Colored Petri Nets and their Application in Protocol Verification

Colored Petri Nets is a graphical oriented language for design, verification and validation of systems. It is mainly used in systems where concurrency, communication and synchronisation are important. This paper is an...

Performance Analysis of AODV and DSR Routing Protocols in MANET’S

Mobile ad-hoc networks (MANETS) are formed by a collection of mobile nodes that have the ability to form a communication network without the help of any fixed infrastructure. Because of the nature of these networks,...

Securing a Network by Modeling and Containment of Worms Using Preference Scanning

Self-propagating codes, called worms. In this paper, we present an inclination branching process model for characterizing the propagation of Internet worms. Basically user knows the name and the definition of worms, b...

Download PDF file
  • EP ID EP28182
  • DOI -
  • Views 262
  • Downloads 2

How To Cite

Jay Bharatbhai Dabhi (2015). Design a pattern generator with low switching activity to test complex combinational logic with high test coverage. International Journal of Research in Computer and Communication Technology, 4(4), -. https://europub.co.uk/articles/-A-28182