Design & Implementation of Fast Modulo Multiplier Based Network Intrusion Detection System (NIDS) using HDL
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2012, Vol 1, Issue 4
Abstract
This paper covers the implementation of the implementation of Network Intrusion Detection System (NIDS) using International Data Encryption Algorithm (IDEA). The current era has seen an explosive growth in communications. Applications like online banking, personal digital assistants, mobile communication, smartcards, etc. have emphasized the need for security in resource constrained environments. International Data Encryption Algorithm (IDEA) cryptography serves as a perfect network intrusion detection system (NIDS) tool because of its 128 bits key sizes and high security comparable to that of other algorithms. However, to match the ever increasing requirement for speed in today’s applications, hardware acceleration of the cryptographic algorithms is a necessity. This study presents an efficient hardware structure for the modulo (2n + 1) Multiplier, which is the most time and space consuming operation in IDEA. The proposed modulo multiplier saves more time, area and cost. The block size considered here is same as of traditional IDEA encryption algorithm which is of 64 bits with 16 bit sub-blocks.
Authors and Affiliations
Sachin Singh , Sunil Kumar Shah
Color Image Segmentationusing Clustering Technique
This work presents image segmentation technique based on colour features with K-means clustering algorithm. In this we did not used any training data. In this paper, we present a simple and efficient implementation...
Effective Load Distribution Over Multipath Networks to Control the Delay
An effective model of delay-controlled Load distribution becomes essential to efficiently utilize such parallel paths for multimedia data transmission and real-time applications, which are commonly known to be...
A Dynamic Approach to Optimize Energy in RIP, OLSR and Fisheye Routing Protocols using Simulator
Energy optimization is an essential issue in wireless sensor network that consumes less energy to give optimum performance under low battery power, limited bandwidth and network life time of each node. In this paper, fir...
Pre Layout And Post Layout Analysis Of Parallel Counter Architecture Based On State Look-Ahead Logic
The main objective of this project presents designing a parallel counter architecture which is used to improve the operating frequency. It is a partitioning methodology which consists of two paths named as counting...
THE STUDY AND OPTIMIZATION OF FINGERPRINT VERIFICATION USING SIFT APPROACH ON PORES AND RIDGES OF FINGERPRINTS
Today’s modernization and advancement in the area of information and telecommunications technologies that comprises for a fully automated computerized process through which human efforts were decreases and working...